

Dear customer

ROHM Co., Ltd. ("ROHM"), on the 1st day of April, 2024, has absorbed into merger with 100%-owned subsidiary of LAPIS Technology Co., Ltd.

Therefore, all references to "LAPIS Technology Co., Ltd.", "LAPIS Technology" and/or "LAPIS" in this document shall be replaced with "ROHM Co., Ltd." Furthermore, there are no changes to the documents relating to our products other than the company name, the company trademark, logo, etc.

Thank you for your understanding.

ROHM Co., Ltd. April 1, 2024

FEDL5245-06





# ML5245

## 5 to 13 Series Cell Rechargeable Battery Protection IC

## General Description

The ML5245 is a protection IC for 5- to13-cell Li-ion rechargeable battery pack. It detects individual cell overvoltage/undervoltage and pack overcurrent/over-temperature, and then automatically turns on or turns off the external charge/discharge NMOS-FETs accordingly.

Also, the ML5245 has a cell voltage monitor function so that the individual cell voltage can be monitored by an external microcontroller.

## Features

- Number of connected cells : 10-cell / 13-cell
- Highly accurate overvoltage / undervoltege detection function Overvoltage detection accuracy : ±15mV(25°C) Undervoltage detection accuracy : ±50mV(25°C)
- Charge / discharge overcurrent detection function Dischrage overcurrent detection accuracy :±10mV(25°C) Charge overcurrent detection accuracy :±10mV(25°C)
- Short current detection function Short current detection accuracy : ±15mV(25°C)
- Adjustable detection delay time for overvoltage / undervoltage / short current with external capacitor
- Temperature detection function : with external NTC(10k  $\Omega$ , B=3435) and 4.7k  $\Omega$  resistor. Discharge inhibition temperature : 75°C or higher
  - Charge inhibition temperature  $:55^{\circ}$ C or higher,  $-5^{\circ}$ C or lower
- Cell voltage monitor function : Cell voltage multiplied by 0.5 is outputted from VMON pin
- FET overheat protection function : stop large charge/discharge current through FET body-diode and protect this IC from overheat.
- Number of connected cells, each detection voltage, each detectin delay time is selected with mask-option (Code number)
- Low power consumption
- Normal state:  $25\mu A(typ), 60\mu A(max)$ Power down state:  $0.1\mu A(typ), 1\mu A(max)$
- Supply voltage : +7V to +80V
- Supply voltage : +7v to +80v
  Operating temperature : -40°C to +85°C
- Operating temperature : -40 C to +85 f
  Package : 30pin SSOP

#### Application

- •Power tools and Garden tools
- Cordless Cleaner
- •E-Bike and Electric assisted bicycle
- •Uninterruptible Power Supplies (UPS)
- Energy Storage Systems (ESS)

#### Part number

ML5245-xxxMB (xxx: code number) The detection voltage, etc., depends on the code number. The parameters for the 001 code are listed in this data sheet. Please refer to the code list for codes other than 001.







■ Pin Configuration (top view)



🔳 Pir	n Descripti	on	
Pin	Pin	I/O	Description
1	VDD	_	Power supply input pin. Connect and external CR filter for noise rejection
2	V13	I	Battery cell 13 high voltage input pin.
3	V12	I	Battery cell 13 low voltage input and battery cell 12 high voltage input pin
4	V11	I	Battery cell 12 low voltage input and battery cell 11 high voltage input pin
5	V10	I	Battery cell 11 low voltage input and battery cell 10 high voltage input pin
6	V9	I	Battery cell 10 low voltage input and battery cell 9 high voltage input pin
7	V8	I	Battery cell 9 low voltage input and battery cell 8 high voltage input pin
8	V7	I	Battery cell 8 low voltage input and battery cell 7 high voltage input pin
9	V6	1	Battery cell 7 low voltage input and battery cell 6 high voltage input pin
10	V5	1	Battery cell 6 low voltage input and battery cell 5 high voltage input pin
11	V4		Battery cell 5 low voltage input and battery cell 4 high voltage input pin
12	V3		Battery cell 4 low voltage input and battery cell 3 high voltage input pin
13	V2		Battery cell 3 low voltage input and battery cell 2 high voltage input pin
14	V1	1	Battery cell 2 low voltage input and battery cell 1 high voltage input pin
15	GND		Ground pin
16	D_FET	0	Discharge FET control signal output pin. Should be tied to the gate pin of the external NMOS FET.
17	ISENSE	I	Current sense resistor input pin. Connect a resistor of the resistance value corresponding to the detecting current between this pin and the GND pin. Should be tied to the GND if not used.
18	C_FET	0	Charge FET control signal output pin. Should be tied to the gate pin of the external NMOS FET.
19	RSENSE	10	Load open detection input pin. Should be connected to the lower node where load is connected
20	PSENSE	Ю	Charger connection / open detection input pin. Should be connected to the lower node where charger is connected. if charger and load is connected to the same node,RSENSE and PSENSE should be shorted.
21	VMON	0	Cell voltage monitor output pin. Cell voltage multiplied by 0.5 is outputted. When cell voltage is not outputted, voltage is 0V.
22	CDLY	10	Short current detection delay time setting pin. Should be tied to the GND via capacitor.
23	CDUV	IO	Overdischarge detection delay time settgin pin. Shlould be tied to the GND via capacitor.
24	CDOV	IO	Overvoltage detection delay gtime setting pin. Should be tied to the GND via capacitor.
25	TSNS	I	Input pin for high / low temperature charge / discharge inhibition. Connect a thermistor between this pin and GND. Should be tied to the GND via $10k\Omega$ resistor if not used.
26	VNTC	0	Thermistor power supply. Should be connected to TSNS through a 4.7 k $\Omega$ resistor.
27	/DOFF	I	OFF control command input pin for the discharge FET. The "L" level input forces "L" on the D_FET output, except when charge state is detected. Should be tied to the VREG pin if not used.
28	CS	Ι	Input for selecting number of connected cells. "L" level selects 13 cell and "H" level selects 10 cell.
29	/VMEN	ю	Cell voltage monitor output enable pin. This is Hi-z input and NMOS open-drain output, and for using cell volagte monitor function, connect external plull-up resistor. If the "L" pulse signal is inputted, this IC outputs the measured cell voltage into VMON pin during one cell monitoring cycle. If the measured cell voltage is outputted, an "L" level interrupt signal is outputted from this pin when the measured cell is changed. Should be tied to VREG pin if not used.
30	VREG	0	Built-in 4.3 V regulator output pin. Should be tied to GND through a 1 µF capacitor. Do not use this pin as power supply for an external circuit.

		5	GND= 0 V,	Ta = +25 °C
Item	Symbol	Condition	Rating	Unit
Supply voltage	V <sub>DD</sub>	Applied to VDD pin	-0.3 to +86.5	V
	VIN1	Applied to V1 to V13, D_FET pins	-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>IN2</sub>	Applied to CS, CDOV, CDUV, CDLY, ISENSE, TSNS pins	-0.3 to V <sub>REG</sub> +0.3	V
Input voltage	V <sub>IN3</sub>	Applied to C_FET, RSENSE, PSENSE pins Voltage difference agains the VDD	-86.5 to +0.3	V
	VIN4	Applied to /VMEN, /DOFF pins	-0.3 to +6.5	V
	V <sub>OUT1</sub>	Applied to VREG, /VMEN pins	-0.3 to +6.5	V
Output voltage	V <sub>OUT2</sub>	Applied to VMON, VNTC, CDOV, CDUV, CDLY pins	-0.3 to V <sub>REG</sub> +0.3	V
	V <sub>OUT3</sub>	Applied to D_FET pin	-0.3 to V <sub>DD</sub> +0.3	V
	Vout4	Applied to C_FET pin	V <sub>DD</sub> -86.5 to V <sub>DD</sub> +0.3	V
Power dissipation	PD	—	1.0	W
Short-circuit output current	los	Applied to VREG, VMON, /VMEN, VNTC, CDOV, CDUV, CDLY, D_FET, C_FET pins	10	mA
Storage temperature	Tstg	_	-55 to $+150$	°C

## ■ Absolute Maximum Ratings

## Recommended Operating Conditions

GND= 0 V

Item	Symbol	Condition	Range	Unit
Supply voltage	V <sub>DD</sub>	Applied to VDD pin	7 to 80	V
Operating temperature	TOP	—	-40 to +85	°C

## Electrical characteristics

• DC Characteristics

			V <sub>DD</sub> =7V to	80V, GND=0	0V, Ta=−40	to +85°C
Item	Sym bol	Condition	Min.	Тур.	Max.	Unit
Digital "H" input voltage (Note 1)	Vін		0.8× V <sub>REG</sub>	—	Vreg	V
Digital "L" input voltage (Note 1)	VIL	Ι	0	—	0.2× V <sub>REG</sub>	V
Digital "H" input current (Note 2)	Ιн	$V_{IH} = V_{REG}$		—	2	μA
Digital "L" input current (Note 2)	lı∟	VIL = GND	-2	—	—	μA
Cell monitoring pin Input current (Note 3)	linv1	Norman mode Average current	—	0.1	3	μΑ
Cell monitoring pin Input leakage current (Note 3)	<b>I</b> ILVC	Power down mode	—	—	2	μA
"L" output voltage (Note 4)	V <sub>OL</sub>	$I_{OL} = 1mA$	_	—	0.2	V
Output leakage current (Note4)	IOLK	Vон=5.5V, Vol=0V	-2	—	2	μA
"H" output voltage(Note5)	V <sub>OH1</sub>	I <sub>OH</sub> =—10µА V <sub>DD</sub> =18V to 60V	10	14	18	V
"L" output voltage(Note 6)	$V_{OL1}$	I <sub>OL</sub> =100μA	—	_	0.2	V
"L" output voltage(Note 7)	$V_{OL2}$	lo∟=1mA	—	_	0.2	V
"L" output voltage(Note 8)	$V_{OL3}$	I <sub>OL</sub> =100μA	—	_	0.4	V
C_FET output leakage current	I <sub>LCF</sub>	$V_{CFET}=0$ to $V_{DD}$	-2	—	2	μA
VREG pin output voltage	V <sub>RE</sub> G	With no output load VDD=7V to 60V	3.8	4.3	4.8	V
VNTC output voltage	VNTC	With 14.7kΩ resistor connected	2.2	2.4	2.6	V

Note 1: Applied to CS, /VMEN, /DOFF pins

Note 2: Applied to CS, /VMEN, /DOFF, TSNS, ISENSE pins

Note 3: Applied to V1 to V13 pins and defined in average current

Note 4: Applied to /VMEN pin

Note 5: Applied to C\_FET, D\_FET pins

Note 6: Applied to D\_FET pin

Note 7: Applied to VMON pin

Note 8: Applied to CDOV, CDUV, CDLY pins

## Supply current characgteristics

V<sub>DD</sub>= 7V to 60V, GND=0V, Ta=-40 to +85°C,

Item	Symb ol	Condition	Min.	Тур.	Max.	Unit
Current consumption in normal operation mode	I <sub>DD1</sub>	With no output load, VMON enabled with 14.7kΩis connected to VNTC	_	25	60	μA
Current consumption in power down mode	IDDS	_	_	0.1	1.0	μA

		5	,	V <sub>DD</sub> =52V	, GND=0V,	Ta=+25°C
Item	Symb ol	Condition	Min.	Тур.	Max.	unit
Overvoltage detection threshold	Vov	_	4.235	4.25	4.265	V
Overvoltage release threshold	V <sub>OVR</sub>	_	4.05	4.10	4.15	V
Undervoltage detection threshold	Vuv	_	2.75	2.80	2.85	V
Undervoltage release threshold	V <sub>UVR</sub>	_	2.95	3.00	3.05	V
Discharge overcurrent detection threshold	Vocu	_	140	150	160	mV
Charge overcurrent detection threshold	Voco	_	-50	-40	-30	mV
Short circuit detection threshold	V <sub>SHRT</sub>	_	285	300	315	mV
High temperature charge inhibition detection threshold	Vснр	—	1.09	1.12	1.15	V
High temperature charge inhibition release threshold	Vchr	_	1.17	1.22	1.27	V
High temperature discharge inhibition detection threshold	V <sub>DHD</sub>	—	0.74	0.77	0.80	V
High temperature charge inhibition release threshold	Vdhr	_	0.82	0.85	0.88	V
Low temperature charge inhibition detection threshold	Vccd	—	2.10	2.13	2.16	V
Low temperature charge inhibition release threshold	V <sub>CCR</sub>	_	2.01	2.06	2.11	V

## • Code 001 : detection voltage characteristics (Ta=25°C)

		5	V <sub>DD</sub> =	:52V, GND=0	0V, Ta=0°C	to +60°C
Item	Symb ol	Condition	Min.	Тур.	Max.	Unit
Overvoltage detection threshold	Vov	_	4.225	4.25	4.275	V
Overvoltage release threshold	V <sub>OVR</sub>	—	4.03	4.10	4.17	V
Undervoltage detection threshold	Vuv	_	2.7	2.8	2.9	V
Undervoltage release threshold	V <sub>UVR</sub>	—	2.9	3.0	3.1	V
Discharge overcurrent detection threshold	Vocu	_	135	150	165	mV
Charge overcurrent detection threshold	Voco	—	-55	-40	-25	mV
Short circuit detection threshold	V <sub>SHRT</sub>	—	270	300	330	mV
High temperature charge inhibition detection threshold	Vснd	_	1.07	1.12	1.17	V
High temperature charge inhibition release threshold	V <sub>CHR</sub>	_	1.15	1.22	1.29	V
High temperature discharge inhibition detection threshold	V <sub>DHD</sub>	_	0.72	0.77	0.82	V
High temperature charge inhibition release threshold	Vdhr	_	0.80	0.85	0.90	V
Low temperature charge inhibition detection threshold	Vccd	_	2.08	2.13	2.18	V
Low temperature charge inhibition release threshold	V <sub>CCR</sub>	_	1.99	2.06	2.13	V
Charge detection ISENSE pin threshold	Visc	_	-11	-6	-1	mV
Discharge detection ISENSE pin threshold	VISD	—	1	6	11	mV
VREG drop detection threshold	Vureg	—	3.0	3.4	3.8	V
VREG drop release threshold	Vrreg	_	3.4	3.8	4.2	V

	Code 001 : detection voltage characteristics	(Ta=0°C to 60°C)	
-			

 Charger Detection / Removal and Load Removal Threshold Characteristics (Ta=0°C to 60°C)

			V <sub>DD</sub>	=52V, GND=0	0 V, Ta=0°C	to +60°C
Item	Symb ol	Condition	Min.	Тур.	Max.	Unit
Charger detection PSENSE threshold	V <sub>PC1</sub>	Wake-up from power-down mode	$0.35 \times V_{DD}$	_	$0.65 \times V_{DD}$	V
Charger removal	V <sub>PLU</sub>	In charge overcurrent state	0	0.2	0.4	V
PSEINSE threshold	VPLD	Power-down mode	$0.65 \times V_{DD}$	$0.75 \times V_{DD}$	$0.85 \times V_{DD}$	V
Load removal RSENSE threshold	V <sub>RL</sub>	In discharge overcurrent state	1.0	1.2	1.4	V
PSENSE pin pull-up resistance	Rpu	In charge overcurrent state Power-down mode	200	500	1000	kΩ
RSENSE pin pull-down resistance	R <sub>PD</sub>	In discharge overcurrent state Short-current state	1	3	7	MΩ
PSENSE pin Input leakage current	I <sub>LPS</sub>	Without pull-up resistor	-2	_	2	μA
RSENSE pin Input leakage current	I <sub>LRS</sub>	Without pull-down resistor	-2	—	2	μA

● Code 001 : Detection / Release Delay and Monitor Cycle Characteristics (Ta=0 to 60°C)

			V DI	$J=32^{\circ}$ , GIND	=0 v, 1a=0	10 +00 1
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Cell voltage monitor cycle	<b>t</b> DET	_	290	400	630	ms
Overvoltage detection delay (Note)	t <sub>OV</sub>	C <sub>OV</sub> =0.1μF	3.0	5.0	13.0	sec
Undervoltage detection delay (Note)	t∪v	C∪v=0.1µF	3.0	5.0	13.0	sec
Charge overcurrent detection delay	toco	_	290	400	630	ms
Discharge overcurrent detection delay	tocu	_	290	400	630	ms
Short circuit detection delay	t <sub>SC</sub>	C <sub>DLY</sub> =10nF	0.6	1.0	1.4	ms
Temperature monitor cycle	tрт	_	290	400	630	ms
Temperature measurement time	t <sub>TM</sub>	_	2	3	5	ms
Temperature detection / release delay	<b>t</b> TDR	Defined with temperature monitoring times	_	2	_	times
Charge state detection/release delay	tisc	—	50	100	150	ms
Discharge state detection / release delay	t <sub>ISD</sub>	_	50	100	150	ms
Load removal detection delay	torl	Discharge overcurrent state Short-current state	50	100	150	ms
Charger removal detection delay	tосна	Charge overcurrent state	50	100	150	ms

(Note) The maximum time of overcharge / overdischarge detection delay time is introduced by adding time lag due to cell voltage monitor cycle and overvoltage / undervoltage delay timer time ( $t_{OV}$ ,  $t_{UV}$ ).

## LAPIS Technology Co., Ltd.

## • Cell voltage monitor output characteristics (Ta=25°C)

		V <sub>DD</sub> =52V, GNI	D=0 V, Ta=25	5°C, with no	load on VMC	N output
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
	V <sub>CELO4</sub>	Cell voltage=4V	1.985	2.00	2.015	V
VMON output voltage	VCELO1	Cell voltage=3V	1.475	1.5	1.525	V

## • Cell voltage monitor output characteristics (Ta=0 to 60°C)

		VDD=52V, GND=0 V,	Ta=0 to +60	0°C, with no	load on VMC	N output
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Cell voltage monitor range	Vvmr	_	0.1		4.5	V
	V <sub>CELO4</sub>	Cell voltage=4V	1.98	2.00	2.02	V
VINON output voltage	V <sub>CELO1</sub>	Cell voltage=3V	1.475	1.5	1.525	V
VMON output current capability	Ivco	_	-100	—	+100	μA
/VMEN pin input "L" pulse width	t∨EL	Cell voltage output stared	1	_	_	μs
/VMEN pin output "L" pulse width	T <sub>INT</sub>	Switching the measured cell	1.0	1.8	2.6	ms
VMON output time	t∨мо	As per a cell monitoring	1.2	3	4.8	ms
VMON output settling time	t <sub>SVM</sub>	No output load	_	_	1	ms

#### Timing Chart

This section shows the timing diagrams of application circuit example 1 (charge / discharge route is common)

Overvoltage detection and recovery from overvoltage state with light load

Light load means that load is connected and ISENSE pin input voltage is lower than the Discharge detection ISENSE pin threshold ( $V_{ISD}$ ).



- (Note 1) C\_FET pin is pulled down with a resistor
- (Note 2) Even if the voltage difference between Vn+1 and Vn reaches or rises above the overvoltage detection threshold V<sub>ov</sub>, there may be a time lag before starting the overvoltage detection delay timer because cell voltages are monitored every 400 ms (typ.).
- (Note 3) Even if the voltage difference between Vn+1 and Vn reaches or falls below the overvoltage release threshold  $V_{OVR}$ , there may be a time lag before recovering from the overvoltage state because cell voltages are monitored every 400 ms (typ.).

#### Overvoltage detection and recovery from overvoltage state with Heavy load

Heavy load means that load is connected and ISENSE pin input voltage is higher than the Discharge detection ISENSE pin threshold ( $V_{ISD}$ ).



(Note 1) C\_FET pin is pulled down with a resistor

- (Note 2) Even if the voltage difference between Vn+1 and Vn reaches or rises above the overvoltage detection threshold V<sub>ov</sub>, there may be a time lag before starting the overvoltage detection delay timer because cell voltages are monitored every 400 ms (typ.).
- (Note 3) Even if the voltage difference between Vn+1 and Vn reaches or falls below the overvoltage release threshold  $V_{OVR}$ , there may be a time lag before recovering from the overvoltage state because cell voltages are monitored every 400 ms (typ.).



#### Undervoltage Detection, Transition to Power-down Mode and Recovery

- (Note 1) Even if the voltage difference between Vn+1 and Vn reaches or falls below the undervoltage detection threshold Vuv, there may be a time lag before starting the undervoltage detection delay timer because cell voltages are monitored every 400 ms (typ.).
- (Note 2) Even if the voltage difference between Vn+1 and Vn reaches or rises above the undervoltage release threshold VuvR, there may be a time lag before recovering from the undervoltage state because cell voltages are monitored every 400 ms (typ.).



## • Undervoltage Detection and Large charger connection

- (Note 1) Even if the voltage difference between Vn+1 and Vn reaches or falls below the undervoltage detection threshold Vuv, there may be a time lag before starting the undervoltage detection delay timer because cell voltages are monitored every 400 ms (typ.).
- (Note 2) Even if the voltage difference between Vn+1 and Vn reaches or rises above the undervoltage release threshold Vuvr, there may be a time lag before recovering from the undervoltage state because cell voltages are monitored every 400 ms (typ.).



 Discharge overcurrent detection, recovery from discharge overcurrent state by load removal

(Note 1) C\_FET pin is pulled down with a resistor.

 Charge overcurrent detection and recovery from charge overcurrent state by charger removal







## • Short Current Detection and recovery from Short Current State by Load Removal

(Note 1) C\_FET pin is pulled down with a resistor.



 High temperature charge inhibition detection and revcovery from high temperature charge inhibition state

(Note 1) C\_FET pin is pulled down with a resistor.



## • High Temperature charge inihibition detection and heavy load connection

(Note 1) C\_FET pin is pulled down with a resistor.



• Low temperatrure charge inhibition detection, recovery from Low temperature charge inhibition state

(Note 1) C\_FET pin is pulled down with a resistor.



• Low temperature Charge inhibition detection and Heavy Load connection

(Note 1) C\_FET pin is pulled down with a resistor.



High Temperature Discharge inhibition and recovery from High Temperature Discharge Inhibition State

(Note 1) C\_FET pin is pulled down with a resistor.

• Cell Voltage Monitor Output (13 cell connected)



#### Function Description

#### State of ML5245

The ML5245 has following ten states, which depend on individual cell voltages and the input level of the ISENSE and TSNS pins.

- 1. Initial state
- 2. Normal state
- 3. Overvoltage state
- 4. Undervoltage state(including power-down mode)
- 5. Discharge overcurrent state
- 6. Charge overcurrent state
- 7. Short circuit state
- 8. High Temperature Charge Inhibition state
- 9. Low Temperature Charge Inhibition state
- 10. High Temperature Discharge Inhibition state

Each state is described below.

#### 1. Initial State

The initial state refers to the period while the battery cells are being connected to the ML5233 and connection of all the battery cells specified by the CS pin is completed, before transitioning to the normal state. $_{\circ}$ 

In the initial state, when the VREG pin voltage reaches or falls below the VREG drop detection threshold, the D\_FET pin output is set to the "L" level and the C\_FET pin output to the "H" level, where discharge is inhibited and charge is permitted.

When the VREG pin level reaches or rises above the VREG drop release threshold  $V_{RREG}$ , individual cell voltage monitoring takes place. If all the battery cells specified by the CS pin reach or rise above the undervoltage release threshold  $V_{UVR}$ , the system transitions to the normal state. Overvoltage and overcurrent detection is also performed in parallel.



#### 2. Normal Operation State

The normal state refers to the period where all the battery cell voltages do not reach or rise above the overvoltage/undervoltage detection threshold, the ISENSE pin voltage is below the overcurrent detection threshold, and the TSNS pin voltage is above the high temperature detection threshold. In the normal state, both the D\_FET and C\_FET pin outputs are set to the "H" level, where both charge and discharge is permitted.

Individual cell voltages are monitored every 0.4 second for performing overvoltage/undervoltage detection, while the pack temperature is also monitored using an external thermistor every 0.4 second. The ISENSE pin voltage is always monitored to detect overcurrent in parallel.



#### 3. Overvoltage State

When any one or more battery cell voltages reach or rise above the overvoltage detection threshold Vov for longer than the overvoltage detection delay time tov, the system enters the overvoltage state. In the overvoltage state, the C\_FET pin output is set to "Hi-Z" to inhibit charge, while the D\_FET pin output maintains the value in the previous state.

Battery cell voltages decrease gradually by self-discharge or a connected load. When all of them reach or fall below the overvoltage detection release threshold Vovr, the system recovers from the overvoltage state.



#### 4. Undervoltage State

When any one or more battery cell voltages reach or fall below the undervoltage detection threshold  $V_{UV}$  for longer than the undervoltage detection delay time  $t_{UV}$ , the system enters the undervoltage state. In the undervoltage state, the D\_FET pin output is set to the "L" level to inhibit discharge, while the C\_FET pin output maintains the value in the previous state.

In the undervoltage state, a 500 k $\Omega$  pull-up resistor is connected between the PSENSE pin and VDD. When the PSENSE pin voltage increases and reaches the charger removal PSENSE threshold VPLD after turning off the external discharge FET, the system enters power-down mode to reduce current consumption.

The PSENSE pin voltage decreases when a charger is present. If it reaches or falls below the charger detection voltage V<sub>PC</sub>, the system wakes up all the circuits to resume monitoring individual battery cell voltages.

If the system was in the overvoltage, undervoltage, high temperature or any overcurrent state before entering power-down mode, these error flags are cleared during power-down. After wake-up, if these errors are detected again for longer than the specified detection delay time, the system reenters the corresponding error state.

Battery cell voltages increase while charging, and if all cell voltages reach or rise above the undervoltage detection release threshold VUVR, the system recovers from the undervoltage state



#### 5. Discharge Overcurrent State

When the load is connected and ISENSE pin voltage reaches or rises above the discharge overcurrent detection threshold  $V_{OCU}$  for longer than the discharge overcurrent detection delay time  $t_{OCU}$ , the system enters the discharge overcurrent state, regardless of the individual battery cell voltages. In the discharge overcurrent state, the D\_FET pin output is set to the "L" level to inhibit discharge, while the C\_FET pin output is set to "Hi-Z" to monitor load removal.

In the discharge overcurrent state, the RSENSE pin is pulled-down with a resistor and a backflow prevention diode. If the load is released, the RSENSE pin level approaches the GND level. The system recovers from the discharge overcurrent state when the RSENSE pin level reaches or falls below the load removal RSENSE threshold  $V_{RL}$  for longer than the load removal detection delay time  $t_{ORL}$ .



#### 6. Charge Overcurrent State

When the charger is connected and ISENSE pin voltage reaches or falls below the charge overcurrent detection threshold Voco for longer than the charge overcurrent detection delay time  $t_{OCO}$ , the system enters the charge overcurrent state, regardless of the individual battery cell voltages. In the charge overcurrent state the C\_FET pin output is set to "Hi-Z" to inhibit charge, while the D\_FET pin output maintains the value in the previous state.

In the charge overcurrent state, a 500 k $\Omega$  pull-up resistor is connected between the PSENSE pin and VDD pin to detect charger removal. If the charger is removed, the PSENSE pin level increases. The system recovers from the charge overcurrent state when the PSENSE pin voltage reaches or rises above the charger removal detection threshold V<sub>PLU</sub> for longer than the charger removal delay time t<sub>OCHG</sub>.



#### 7. Short Circuit State

When the pack is overloaded and the ISENSE pin voltage reaches or rises above the short circuit detection threshold  $V_{SHRT}$ , the capacitor connected to the CDLY pin is started to charge, regardless of the battery cell voltages. When the CDLY pin voltage is increased to a specific level, the system enters the short circuit state. In the short circuit state, the D\_FET pin output is set to "L" level to inhibit discharge, while the C\_FET pin output is set to "Hi-Z" to detect load removal.

In the short circuit state, a pull-down resistor is connected between the RSENSE pin and the GND pin through a backflow prevention diode. If the load is removed, the RSENSE pin level approaches the GND level. The system recovers from the short circuit state when the RSENSE pin level reaches or falls below the load removal detection threshold  $V_{RL}$  for longer than the load removal detection delay time tor.



#### 8. High Temperature Charge Inhibition state

Pack temperature is monitored using an external thermistor every 0.4 seconds regardless of battery cell voltages and current measurement. When the TSNS pin voltage reaches or falls below the high temperature charge inhibition detection threshold  $V_{CHD}$  for longer than the temperature detection delay time  $t_{TDR}$ , the system enters the High Temperture Charge Inhibition state.

In the High Temperature Charge Inhibition state, the C\_FET pin output is set to the "Hi-Z" state to inhibit charge.



#### 9. Low Temperature Charge Inhibition state

Pack temperature is monitored using an external thermistor every 0.4 seconds regardless of battery cell voltages and current measurement. When the TSNS pin voltage reaches or rises above the Low Temperature Charge Inhibition detection threshold  $V_{CCD}$  for longer than the temperature detection delay time  $t_{TDR}$ , the system enters the Low Temperture Charge Inhibition state.

In the Low Temperature Charge Inhibition state, the C\_FET pin output is set to the "Hi-Z" state to inhibit charge.



#### 10. High Temperature Discharge Inhibition state

Pack temperature is monitored using an external thermistor every 0.4 seconds regardless of battery cell voltages and current measurement. When the TSNS pin voltage reaches or falls below the high temperature discharge inhibition detection threshold  $V_{DHD}$  for longer than the temperature detection delay time  $t_{TDR}$ , the system enters the High Temperture Discharge Inhibition state.

In the High Temperature Discharge Inhibition state, the D\_FET pin output is set to the "L" state to inhibit charge.



#### Cell voltage Monitoring function

ML5245 sequentially measures individual battery cell voltage from the lowermost cell to uppermost cell of the battery pack during cell monitor cycle (400ms (typ.)). By inputting the cell voltage output requirement signal ("L" pulse signal) from an external microcontroller, the measured cell voltage can be outputted into VMON pin. Since /VMEN pin is Hi-Z input in input state and open drain output in output state, connect external pull-up resistor.

The timing chart of a cell voltage monitoring function is shown in the following figure. When the input level of /VMEN pin returns to "H" level after "L" level signal is once inputted to /VMEN pin, the measured cell voltages will be outputted into VMON pin during a cell voltage monitor cycle. In such period, /VMEN pin is in the output state and outputs an interrupt request signal whenever the measuring cell is switched.

It is noted that the measured cell voltages is not be outputted even if "L" level signal is continuously inputted to /VMEN pin since this cell voltage monitor function is enabled after the /VMEN pin is returned from "L" to "H".

After wake-up and power-on, 60ms(typ) of internal circuit settling time is set up. In this period, inputting "L" pulse to /VEN pin is neglected.

While the cell voltage monitor function is enabled, ML5245 starts to measure the cell voltage from lowermost cell to uppermost and the measured cell voltage is amplified by 0.5 and outputted into VMON pin. During this period, /VMEN pin is in output state and an interrupt request signal, which has 1.8ms (typ.) pulse width, is outputted whenever the selected cell is changed. After the one cell voltage monitor cycle is completed, /VMEN pin returns to input state and remains the state until the cell voltage monitor will be started after the "L" pulse signal is inputted. While the cell voltage monitor function is disenabled, an output of VMON pin is 0V.

If the number of connected battery cells is less than 13 cells, VMON pin output is 0V during the measuring period of unconnected cells and if any cells are not selected during cell voltage monitoring cycle. When ML5245 is in power down state, this cell voltage monitoring function doesn't run.



#### Protection from FET overheating

If the charge/discharge connection is not separated, and one of charge/discharge FET is OFF, charge/discharge current flows through the body-diode of the FET which is turned-off. In such case, if the current is large, FET is much heated and might be broken.

ML5245 watchs charge/discharge state with ISENSE pin input voltage, and stops the currentflow of body-diode of FETs.

If the ISENSE pin input voltage is higher than discharge state detection voltage  $V_{ISD}$  for longer than discharge state detection delay time  $t_{ISD}$ , not depending on charge inhiniting state of overvoltage, set the C\_FET pin "H" and stop the current flow through the body-diode of charge FET, and stop the overheating of FET. And in this status, if the voltage of ISENSE pin input is lower than Discharge state detection voltage  $V_{ISD}$  for longer than discharge release delay time  $t_{ISD}$ , the C\_FET pin output changes to "Hi-Z" and the state returns to the charge inhibiting state such as overvoltage.

If the ISENSE pin input voltage is higher than charge state detection voltage  $V_{ISC}$  for longer than charge state detection delay time  $t_{ISC}$ , not depending on discharge inhiniting state of undervoltage, set the D\_FET pin "H" and stop the current flow through the body-diode of discharge FET, and stop the overheating of FET. And in this status, if the voltage of ISENSE pin input is higher than Charge state detection voltage  $V_{ISC}$  for longer than Charge Release delay time  $t_{ISC}$ , the D\_FET pin output changes to "L" and the state returns to the disharge inhibiting state such as undervoltage.

If the charge circuit and discharge circuit is separated as shown in the Application Circuit Example 2, and if the load is connected in charging state and discharge current flows, charge/discharge might be repeated after charge FET is turned off by overvoltage detection or other detection. In such case, charge FET's protection from overheating function should be disabled by creating new code of the ML5245.

#### External control of Discharge FET

The D\_FET pin output can be directly set "L" to stop discharging by the /DOFF pin input, regardless of the detected state on the ML5245.

But if the ISENSE pin input voltage is lower than charge state detection voltage  $V_{ISC}$  for longer than charge state detection delay time  $t_{ISC}$ , not depending on /DOFF input voltage, set the D\_FET pin "H". If the input level of /DOFF is VREG, the state of D\_FET depends on the status of the ML5245.

e output pin values in each detection state are snown in the table below.								
state	D_FET	C_FET	PSENSE	RSENSE	VREG			
Initial state	GND	14V	Hi-Z	Hi-Z	4.3V			
Normal state	14V	14V	Hi-Z	Hi-Z	4.3V			
Overvoltage state	No change	Hi-Z	No change	No change	4.3V			
Undervoltage state	GND	No change	Pull-up	No change	4.3V			
Power Down sate	GND	Hi-Z	Pull-up	Hi-Z	0V			
Discharge overcurrent state	GND	Hi-Z	No change	Pull-down	4.3V			
Charge overcurrent state	No change	Hi-Z	Pull-up	No change	4.3V			
Short current state	GND	Hi-Z	No change	Pull-down	4.3V			
High temperture charge inhibition state	No change	Hi-Z	No change	No change	4.3V			
Low temperature charge inhibition state	No change	Hi-Z	No change	No change	4.3V			
High temperature discharge inhibition state	GND	No change	No change	No change	4.3V			

#### Output Pin Values in Each Detection State

The output pin values in each detection state are shown in the table below.

(Note) "No change" means that the previous pin value is maintained in a new state. In each state, it is expected that there is no charge/discharge current.

#### Selecting the Number of Battery Cells

Cell count is selectable from predefined two values using the CS pin.

CS	Number of Battery cell	Unused Vn pins
GND	13cell	none
VREG	10cell	V1 to V3

If the number of cells is less than 13 cells, unconnected Vn pins should be tied to GND.

#### Overvoltage / undervoltge detection delay time setting

Overvoltage detection delay time is calculated by adding two parameters; overvoltage detection delay time  $t_{OV}$  which depends on the capacitance  $C_{OV}$  connected to CDOV pin and GND, and time lag  $t_{DEL}$  from when the battery voltage raise above the overvoltage detectin voltage  $V_{OV}$  to when the cell voltage of overvoltage state is monitored, and described by the following equation.

Overvoltage detection delay time (tov+tDEL) [sec] =  $C_{OV}$  [µF] × 50 + tDEL

If the battery cell voltage is higher than the overvoltage detection voltage, cell voltage is also monitored with 400ms(typ.) interval, time lag tDEL is brought before the overvoltage delay timer starts. This time lag is from 0 second to cell minotor cycle  $t_{DET}$ .

Undervoltage detection delay time is calculated by adding two parameters; undervoltage detection delay time  $t_{UV}$  which depends on the capacitance  $C_{UV}$  connected to CDUV pin and GND, and time lag  $t_{DEL}$  from when the battery voltage fall below the undervoltage detectin voltage  $V_{UV}$  to when the cell voltage of undervoltage state is monitored, and described by the following equation.

Undervoltage detection delay time (tuv+tDEL) [sec] =  $C_{UV} [\mu F] \times 50 + t_{DEL}$ 

If the battery cell voltage is lower than the undervoltage detection voltage, cell voltage is also monitored with 400ms(typ.) interval, time lag tDEL is brought before the overvoltage delay timer starts. This time lag is from 0 second to cell minotor cycle t<sub>DET</sub>.

If  $C_{OV}=0.1\mu F$ ,  $C_{UV}=0.1\mu F$ , overvoltage detection delay time and undervoltage detection delay time are  $5.0+t_{DEL}$  second.

#### Setting Short Circuit Detection Delay

The short circuit detection delay  $(t_{SC})$  depends on the charge time of the capacitor  $(C_{DLY})$  connected to the CDLY pin, which is described by the following equation.

Short circuit detection delay  $t_{SC}$  [ms] =  $C_{DLY}$  [nF]  $\times 0.1$ 

Recommended capacitance of  $C_{DLY}$  is 1nF. If the capacitance is small, 20 µs (typ.) should be added as a delay of the short current detection comparator. Note that the delay time of external CR filter on the ISENSE pin should be included.

#### Power-on/Power-off Sequence

Battery cells can be connected in any order, but it is recommend that the GND and VDD pins are connected first, and then connection continues from lower to higher voltage cells. There are no restrictions on the power supply voltage rise time at power-on, and power-off sequence or power supply voltage fall time at power-off.

After power-on, the system usually transitions to the normal state. However, it may transition to the undervoltage state due to chattering at power-on or other reasons. If it has transitioned to the undervoltage state and moved to power-down mode, apply the charger connection detection threshold VPC or lower level to the PSENSE pin to power it up again.

After power-on or power-up, there is 400ms(typ.) of stable time of internal cirucuit. During this interval, VMON pin doesn't output voltage value even if "L" signla is inputted in /VMEN pin.

#### Handling VDD Pin and V0 to V13 Pins

Since the VDD pin is the power supply input, put a noise elimination RC filter in front of the VDD input for stabilization. If the drive current on the external charge/discharge control FETs is large, the resistor value of this noise filter should be adjusted so that the voltage drop across the resistor is smaller than 1 V.

The V0 to V13 pins are the monitor pins for individual cell voltages. Put a noise elimination RC filter in front of each battery cell to prevent false detection.

#### Handling VREG Pin

The VREG pin is the power source of the built-in regulator which supplies power to the internal modules. Connect a 1  $\mu$ F or larger capacitor between this pin and GND for stabilization. Do not use it as a power supply for external circuits since the supply current of the built-in regulator is limited.

#### Unused pin Treatment

Following table shows how to haldle unused pins.

Unused pins	Recommended treatment		
V1 to V8	Pull down		
ISENSE	Pull down		
CDLY, CDOV, CDUV	Open		
/DOFF, /VMEN	Tied to the VREG pin		
VNTC	Tied to the TSNS pin through		
	4.7kΩ resistor		
TSNS	Pull down with a $10k\Omega$ resistor		

## Selectiong range of Number of battery cells

Number of Connected Battery Cells is selected from two preset numbers. Preset number is from 5 to 13.

CS pin level	Setting range (connected cells)								
GND	5	6	7	8	9	10	11	12	13
VREG	5	6	7	8	9	10	11	12	13

• Detection voltage, setting range and step width Presetting range of each detection voltage is shown below.

Detection voltage	Symbol	Setting range	Setteing step witdth
Overvoltage detecttion	Vov	3.65V to 4.35V	25mV
Overvoltage release	Vovr	3.5V to 4.25V	25mV
Undervoltge detection	Vuv	1.5V to 3.0V	100mV
Undervoltge relase	Vuvr	2.3V to 3.5V	100mV
Charge overcurrent detection	Voco	-30mV to -100mV	10mV
Discharge overcurrent detection	V <sub>ocu</sub>	50mV to 300mV	50mV
Short circuit detection	VSHRT	100mV to 600mV	100mV
High Temperature discharge inhibition	Vdhd	0.6V to 1.2V	10mV
High Tempearture charge inhibition	VCHD	0.7V to 1.3V	10mV
Low Temperature charge inhibition	V <sub>CCD</sub>	2.0V to 2.2V	10mV

## • Overcurrent detection delay time setting range

Presetting range of charge / discharge overcurrent detection delay time is shown beloe.

Detection delay time	Symbol	Setting value [ms]						
Discharge overcurrent	+	25	50	100	200	300	400	500
detection delay time	LOCU	600	800	1000	1200	1600	2000	
Charge overcurrent	e overcurrent		50	100	200	300	400	500
detection delay time	loco	600	800	1000	1200	1600	2000	_

Application Circuit Example

Application Circuit Example 1

(10 cell, charge / discharge path is common)



The wire length indicated by a dotted line should be minimized, because the voltage drop due to wire resistance may affect the current detection accuracy.

Recommended Values for External Components

Component	Recommended value		Component	Recommended value		
Rvdd	R <sub>VDD</sub> 510Ω		Rıs	3m Ω		
CVDD	10µF or mode		RISIN	1kΩ		
RCEL	1kΩ to 10kΩ		R <sub>G</sub> ,R <sub>PR</sub>	$10k\Omega$ to $47k\Omega$		
CCEL	0.1µF or more		R <sub>GS</sub>	1MΩ		
CREG	1µF or more		R⊤	4.7kΩ		
Cis	10nF		RNTC	10kΩ. B3435		
CDLY	1nF to 10nF			- ,		

(Note) This circuit example and the recommended values of external components are not always warranted. Evaluation on customer's application is required and select circuit and parts depend on customer's application. Application Circuit Example2 (13 cell, charge / discharge path is separated)

If battery discharging is enabled in the charging state, charge FET's protection function from overheating should be disabled by creating new code of the ML5245. Refer to the Protection from FET overheating in page28 for detail.



#### Recommended Values for External Components

Component	Recommended Value		Component	Recommended Value		
Rvdd	510Ω		Ris	$3 \text{m} \Omega$		
CVDD	10µF or more		RISIN	1kΩ		
RCEL	$1k\Omega$ to $10k\Omega$		Rg,Rps, Rrs	$10k\Omega$ to $47k\Omega$		
CCEL	0.1µF or more		R <sub>GS</sub>	1MΩ		
Creg	1µF or more		R⊤	4.7kΩ		
C <sub>IS</sub>	10nF		R <sub>NTC</sub>	10kΩ, B3435		
C <sub>DLY</sub>	1nF to 10nF		RVMEN	100kΩ		

(Note) This circuit example and the recommended values of external components are not always warranted. Evaluation on customer's application is required and select circuit and parts depend on customer's application.

## Package Dimensions



Caution regarding surface mount type packages

Surface mount type packages are susceptible to heat applied in solder reflow and moisture absorbed during storage. Please contact your local ROHM sales representative for recommended mounting conditions (reflow sequence, temperature and cycles) and storage environment.

## Revision History

		Pa	ige	
Document No.	Issue date	Before	After	Revision description
		revision	revision	
FEDL5245-01	2017.10.12	-	-	V1 issued.
FEDL5245-02	2017.12.1	0	0	In the Cell voltage monitor output characteristics, the
		9	9	VMON output voltage at 25°C is added.
FEDL5245-03	2019.08.22			PSENSE pin status in undervoltage is modified from
		28	28	"No change" to "Pull up".
FEDL5245-04	2019.09.02			Timing chart: Charge overcurrent detection and
		14	14	recovery from charge overcurrent state by charger
				removal, mistype is corrected.
FEDL5245-05	2020.12.01	-	-	Changed Company name
		36	36	Changed "Notes"
FEDL5245-06	Jan. 9, 2024	1	1	Add Application Part number, Delete notes
		36	36	Add Notes

#### Notes

- When using LAPIS Technology Products, refer to the latest product information and ensure that usage conditions (absolute maximum ratings<sup>\*1</sup>, recommended operating conditions, etc.) are within the ranges specified. LAPIS Technology disclaims any and all liability for any malfunctions, failure or accident arising out of or in connection with the use of LAPIS Technology Products outside of such usage conditions specified ranges, or without observing precautions. Even if it is used within such usage conditions specified ranges, semiconductors can break down and malfunction due to various factors. Therefore, in order to prevent personal injury, fire or the other damage from break down or malfunction of LAPIS Technology Products, please take safety at your own risk measures such as complying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures.
   \*1: Absolute maximum ratings: a limit value that must not be exceeded even momentarily.
- 2) The Products specified in this document are not designed to be radiation tolerant.
- 3) Descriptions of circuits, software and other related information in this document are provided only to illustrate the standard operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. And the peripheral conditions must be taken into account when designing circuits for mass production. LAPIS Technology disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, and other related information.
- 4) No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of LAPIS Technology or any third party with respect to LAPIS Technology Products or the information contained in this document (including but not limited to, the Product data, drawings, charts, programs, algorithms, and application examples, etc.). Therefore, LAPIS Technology shall have no responsibility whatsoever for any dispute, concerning such rights owned by third parties, arising out of the use of such technical information.
- 5) LAPIS Technology intends our Products to be used in a way indicated in this document. Please be sure to contact a ROHM sales office if you consider the use of our Products in different way from original use indicated in this document. For use of our Products in medical systems, please be sure to contact a LAPIS Technology representative and must obtain written agreement. Do not use our Products in applications which may directly cause injuries to human life, and which require extremely high reliability, such as aerospace equipment, nuclear power control systems, and submarine repeaters, etc. LAPIS Technology disclaims any and all liability for any losses and damages incurred by you or third parties arising by using the Product for purposes not intended by us without our prior written consent.
- 6) All information contained in this document is subject to change for the purpose of improvement, etc. without any prior notice. Before purchasing or using LAPIS Technology Products, please confirm the latest information with a ROHM sales office. LAPIS Technology has used reasonable care to ensure the accuracy of the information contained in this document, however, LAPIS Technology shall have no responsibility for any damages, expenses or losses arising from inaccuracy or errors of such information.
- Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. LAPIS Technology shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
- 8) When providing our Products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act.
- 9) Please contact a ROHM sales office if you have any questions regarding the information contained in this document or LAPIS Technology's Products.
- 10) This document, in part or in whole, may not be reprinted or reproduced without prior consent of LAPIS Technology.

(Note) "LAPIS Technology" as used in this document means LAPIS Technology Co., Ltd.

Copyright 2017 – 2024 LAPIS Technology Co., Ltd.

## LAPIS Technology Co., Ltd.

2-4-8 Shinyokohama, Kouhoku-ku, Yokohama 222-8575, Japan https://www.lapis-tech.com/en/

LTSZ08023 • 01 • 002