

Dear customer

ROHM Co., Ltd. ("ROHM"), on the 1st day of April, 2024, has absorbed into merger with 100%-owned subsidiary of LAPIS Technology Co., Ltd.

Therefore, all references to "LAPIS Technology Co., Ltd.", "LAPIS Technology" and/or "LAPIS" in this document shall be replaced with "ROHM Co., Ltd." Furthermore, there are no changes to the documents relating to our products other than the company name, the company trademark, logo, etc.

Thank you for your understanding.

ROHM Co., Ltd. April 1, 2024



RB-D62Q2035TD20 User's Manual

Issue Date: March 9, 2023



Notes

- 1) The information contained herein is subject to change without notice.
- 2) When using LAPIS Technology Products, refer to the latest product information (data sheets, user's manuals, application notes, etc.), and ensure that usage conditions (absolute maximum ratings, recommended operating conditions, etc.) are within the ranges specified. LAPIS Technology disclaims any and all liability for any malfunctions, failure or accident arising out of or in connection with the use of LAPIS Technology Products outside of such usage conditions specified ranges, or without observing precautions. Even if it is used within such usage conditions specified ranges, semiconductors can break down and malfunction due to various factors. Therefore, in order to prevent personal injury, fire or the other damage from break down or malfunction of LAPIS Technology Products, please take safety at your own risk measures such as complying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures. You are responsible for evaluating the safety of the final products or systems manufactured by you.
- 3) Descriptions of circuits, software and other related information in this document are provided only to illustrate the standard operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. And the peripheral conditions must be taken into account when designing circuits for mass production. LAPIS Technology disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, and other related information.
- 4) No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of LAPIS Technology or any third party with respect to LAPIS Technology Products or the information contained in this document (including but not limited to, the Product data, drawings, charts, programs, algorithms, and application examples, etc.). Therefore LAPIS Technology shall have no responsibility whatsoever for any dispute, concerning such rights owned by third parties, arising out of the use of such technical information.
- 5) The Products are intended for use in general electronic equipment (AV/OA devices, communication, consumer systems, gaming/entertainment sets, etc.) as well as the applications indicated in this document. For use of our Products in applications requiring a high degree of reliability (as exemplified below), please be sure to contact a LAPIS Technology representative and must obtain written agreement: transportation equipment (cars, ships, trains, etc.), primary communication equipment, traffic lights, fire/crime prevention, safety equipment, medical systems, servers, solar cells, and power transmission systems, etc. LAPIS Technology disclaims any and all liability for any losses and damages incurred by you or third parties arising by using the Product for purposes not intended by us. Do not use our Products in applications requiring extremely high reliability, such as aerospace equipment, nuclear power control systems, and submarine repeaters, etc.
- 6) The Products specified in this document are not designed to be radiation tolerant.
- 7) LAPIS Technology has used reasonable care to ensure the accuracy of the information contained in this document. However, LAPIS Technology does not warrant that such information is error-free and LAPIS Technology shall have no responsibility for any damages arising from any inaccuracy or misprint of such information.
- 8) Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. LAPIS Technology shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
- 9) When providing our Products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act..
- 10) Please contact a ROHM sales office if you have any questions regarding the information contained in this document or LAPIS Technology's Products.
- 11) This document, in part or in whole, may not be reprinted or reproduced without prior consent of LAPIS Technology.

(Note) "LAPIS Technology" as used in this document means LAPIS Technology Co., Ltd.

Copyright 2023 LAPIS Technology Co., Ltd.

LAPIS Technology Co., Ltd.

2-4-8 Shinyokohama, Kouhoku-ku, Yokohama 222-8575, Japan https://www.lapis-tech.com/en/

Preface

This manual describes about the ML62Q2035 Reference Board: RB-D62Q2035TD20.

Refer to following documents when necessary.

- ML62Q2000 Group User's Manual Provides the detailed information about the microcontroller ML62Q2000 Group.
- EASE1000 V2 User's Manual Provides the information on how to use the On-chip emulator EASE1000 V2.

FEBL62Q2035RB II

Table of Contents

1. O	Overview	1
1.1.		1
1.2.		
2. F	'unction	
2.1.		
2.2.		
2.3.		
2.4.		
3. U	Jser Interface	6
3.1.		6
3.2.		
4. P	recaution for usage	8
	CB specification, BOM list and Schematic	
5.1.		
5.2.		
5.3.		
	Revision History	

1. Overview

1.1. Features

The RB-D62Q2035TD20 can be used for learning 'how to use' the ML62Q2035, on which the user needs to provide additional external components if necessary. By using the RB-D62Q2035TD20 together with the LAPIS Technology's on-chip emulator EASE1000 V2 and the provided software development environment, the user can develop software, debug and program the Flash. Also, by connecting an external power supply to RB-D62Q2035TD20, it can be used independently without connecting a EASE1000 V2.

Before using RB-D62Q2035TD20 be sure to understand and keep in mind the following information.

1.1.1. Features

- The board is provided with ML62Q2035 20pin TSSOP.
- Mounted with the linked connector to EASE1000 V2.
- Through-holes for connecting the pins of LSI to external pheripheral boards.
- Power supply is selectable; supplied from the on-chip emulator EASE1000 V2 or CN1_6pin.
- Mounted with a charge pump for generating power.
- Mounted with LED (P05).
- Foot pattern with components for Successive Approximation Type A/D Converter is available (P14,P15,P16,P17).

1.1.2. Hardware specifications

Table 1 shows the hardware specifications of RB-D62Q2035TD20.

Table 1 Hardware specifications

Mounted LSI	U1 : ML62Q2035 20pin TSSOP				
	PWR: Jumper for selecting the power supply input (3pin pin-header and short pin)				
	J1: Jumper for selecting RESET_N pin (3pin pin-header and short pin)				
	J2: Jumper for selecting P00/TEST0 pin (3pin pin-header and short pin)				
	P05: LEDs				
	R1: Resistors for LED by P05				
Other	J3: Jumper Chip for connecting LED				
Mounted components	CNE: Connector for EASE1000 V2(14pin connector)				
	C1, C2: Capacitors for VDD and VDDL				
	R2: Pull-up resistor for RESET_N				
	U2: Charge-Pump				
	C7, C8, C9: Capacitors for Charge-Pump				
	R3: Resister for Charge-Pump				
Pads (or/and)	CN1-CN2: Connectors for user application system $$ (12pin, 2.54mm pitch, ϕ 0.9mm)				
Through holes for mounting components	C3-C6: Capacitors for Successive Approximation Type A/D Converter				
Power check pin	VDD, VSS, UVDD: φ0.8mm				
Cupply voltage	3.3VOUT pin of EASE1000 V2: +3.1∼+5.5V				
Supply voltage	UVDD: +4.5 ~ +5.5V				
Operating valtage	Supply from 3.3VOUT pin of EASE1000 V2: +4.8V - +5.2V				
Operating voltage	Supply from UVDD: Input voltage of UVDD				
Board size	55.88 mm x 93.98 mm				

For more information about the connection of the mounted components, see the schematic.

LAPIS Technology Co., Ltd.

1.2. Outline Diagram

Fig. 1 shows the RB-D62Q2035TD20.




Fig. 1 Outline Diagram

2. Function

2.1. Power Circuit

The input to V_{DD} can be selected from 3.3VOUT of EASE1000 V2 or CN1 6pin by PWR jumper. When 3.3VOUT pin of EASE1000 V2 is selected, VDD is supplied through Charge-Pump. When CN1:6 pin is selected, VDD is supplied through Charge-Pump.




Fig. 2 Power Circuit

Table 2 Power supply specifications

Power supply	Direction	Voltage	Current
3.3VOUT pin off EASE1000 V2	Input	+3.1V - +5.5V	-
CN1:6pin	Input	+4.5V - +5.5V	-
VOUT of Charge-Pump	Output	+4.8V - +5.2V	120mA

[Note]

The power supply ON/OFF procedure in case of setting PWR jumper to the USR-side when using EASE1000 V2.

- The procedure of power supply ON
 - 1. The USB cable of EASE1000 V2 is connected.
 - 2. The power supply of user's target system is turned on.
- The procedure of power supply OFF
 - 1. The power supply of user's target system is turned off
 - 2. The USB cable of EASE1000 V2 is removed

2.2. Connection for EASE1000 V2 (CNE)

EASE1000 V2 can be used if J1 and J2 jumper are set to "CNE".




Fig. 3 EASE1000 V2 Interface

[Note]

P00/TEST0 pin:

P00/TEST0 pin of ML62Q2035 is initially set as a pull-up input mode

When using EASE1000 V2, do not set it as an output mode by using an application program, otherwise EASE1000 V2 cannot communicate with the ML62Q2035.

2.3. LED (P05)

The P05 pin is port that can directly drive LED. The Port is connected to the LED through jumper-chip. Remove the jumper-chip when not using the LED.




Fig. 4 Jumper-chip removal of LED

2.4. P14, P15, P16, P17

When P14, P15, P16, P17 pin is used as AIN0, AIN1, AIN2, AIN3 function of the successive approximation type A/D converter, the C3, C4, C5, C6 can implement a by-pass capacitor. Fig. 5 shows the connection diagram.




Fig. 5 P14, P15, P16, P17 Circuit

3. User Interface

3.1. CN1, CN2

Table 3 shows the pin list of the RB-D62Q2035TD20 user interface connection CN1 and CN2.

Table 3 CN1, CN2

CN1	Connection destination			CN2 Pin No.	Connection destination		
Pin No.	No. Device Pin No. Name	Device	Pin No.		Name		
1	ML62Q2035	14	P03	1	ML62Q2035	3	P15
2	ML62Q2035	15	P02	2	ML62Q2035	4	P14
3	ML62Q2035	16	P01	3	J1	USR	RESET_N
4	-	•	N.C.	4	ML62Q2035	6	P13
5	-	-	VSS	5	J2	USR	P00/TEST0
6	PWR	USR	VDD	6	ML62Q2035	8	P12
7	ML62Q2035	20	P23	7	ML62Q2035	9	P11
8	-	•	N.C.	8	ML62Q2035	10	P10
9	-	•	N.C.	9	-	•	N.C.
10	-	•	N.C.	10	ML62Q2035	11	P06
11	ML62Q2035	1	P17	11	ML62Q2035	12	P05
12	ML62Q2035	2	P16	12	ML62Q2035	13	P04

N.C.: Not Connected

3.2. CNE

Table 4 shows the pin list of the RB-D62Q2035TD20 user interface connection CNE.

Table 4 CNE

	CNE	Connection				
Pin No.	Name	Parts	Pin No.	ML62Q2035 Pin Name		
1	VTref	-	-	VDD		
2	GND	-	-	VSS		
3	VPP	-	-	N.C.		
4	GND	-	-	VSS		
5	RST_OUT/SCK	J1	CNE	RESET_N		
6	GND	-	-	VSS		
7	SDATA	J2	CNE-	P00/TEST0		
8	GND	-	-	VSS		
9	VDDL	-	-	N.C.		
10	GND	-	-	VSS		
11	N.C.	-	-	N.C.		
12	GND	-	-	VSS		
13	3.3VOUT	PWR	CNE	VDD		
14	N.C.	-		N.C.		

N.C.: Not Connected

Precaution for usage

- (1) The RB-D62Q2035TD20 is an unfinished product and intended for research and development and for expert use in the research and development facility only. The RB-D62Q2035TD20 is not intended to be used for volume production or parts thereof.
- (2) Since the content specified herein is subject to change for improvement without notice, confirm the latest content when using the board.
- (3) See the other documents, the ML62Q2000 group user's manual and EASE1000 V2 user's manual when using the RB-D62Q2035TD20.
- (4) Confirm the final electrical characteristics by using the mass production parts on your mass production boards.
- (5) LAPIS supports replacing the board for an initial failure soon after the shipment. However LAPIS doesn't support reparing the board.
- (6) RB-D62Q2035TD20 have signal patterns on the underside, it might work abnormally if using on conductive materials. Use it on insulating materials or having any preventable parts.

5. PCB specification, BOM list and Schematic

5.1. PCB specification

Fig. 6 shows the PCB dimensional outline diagram and layout of components.

PCB part number:

RB-D62Q2035TD20

Dimension:

55.88mm x 93.98mm




Fig. 6 PCB dimensional outline diagram and layout of components (Top view)

5.2. BOM list

Table 5 BOM list


	Parts Number	Symbol	Contents	Qty.	Vendor
1	QTU-11978	RB-D62Q2035TD20	PCB	1	LAPIS Technology Co., Ltd.
2	C1608X7R1E105K080AB	C1, C2, C9	Ceramic Capacitor 1.0µF/25V X7R	3	TDK Corporation
3	-	C3, C4, C5, C6	Unmounted	4	-
4	C2012X7R1C225K125AB	C7, C8	Ceramic Capacitor 2.2µF/16V X7R	2	TDK Corporation
5	•	CN1, CN2	Unmounted	2	-
6	HIF3FC-14PA-2.54DSA (71)	CNE	14pin Header Connector	1	Hirose Electric Co., Ltd.
7	•	CNEM	Unmounted	1	-
8	A2-3PA-2.54DSA	J1, J2, PWR	3pin Header Connector	3	Hirose Electric Co., Ltd.
9	MCR03ERTJ000	J3	Resistor 0Ω	1	Rohm Co., Ltd.
10	SML-H12P8T	P05	LED Green	1	Rohm Co., Ltd.
11	MCR03EZPJ561	R1	Resistor 560Ω ±5%	1	Rohm Co., Ltd.
12	MCR03EZPJ103	R2, R3	Resistor 10kΩ ±5%	2	Rohm Co., Ltd.
13	ML62Q2035-xxxTD	U1	16-bit Microcontroller	1	LAPIS Technology Co., Ltd.
14	TPS60150DRVR	U2	5V/140mA Charge-Pump	1	Texas Instruments Incorporated
15	-	UVDD, VDD, VSS	Unmounted	3	-
16		VSSPAD	Unmounted	1	-
17	HIF3GA-2.54SP	-	Short pin	3	Hirose Electric Co., Ltd.

[Note]

- The diameter of through hole of CN1 and CN2 is 0.9 mm.
 Using CN1 and CN2, the diameter of connector pin should use the connector below 0.9mm, such as 0.5mm.
- The parts may be changed into another parts with equivalent part special quality.

5.3. Schematic

The next page shows the schematic of RB-D62Q2035TD20.



6. Revision History

		Page		
Document No.	Issue Date	Previous Edition	New Edition	Description
FEBL62Q2035RB-01	March 9, 2023	ı	ı	First edition.