

## **Power Management IC for Automotive**

# **Power Management IC for ADAS Applications**

## **BD39031MUF-C**

## **General Description**

BD39031MUF-C is a power management IC with Primary Buck Controller (BUCK1), Dual Secondary Buck Converter (BUCK2/BUCK3), and Secondary Boost Converter (BOOST4). This device contains Reset, Power Good, Watchdog Timer functions, and is suitable for ADAS application such as radar, camera, and LiDAR. In addition, this device contributes to ASIL level improvement of the system by BIST (Built-In Self Test) function and Mutual Monitoring function.

#### Features

- AEC-Q100 Qualified (Note 1)
- Functional Safety Supportive Automotive Products
- Primary Buck Controller for 3.3 V Fixed
- Secondary Buck Converter for 1.2 V Output Fixed
- Secondary Buck Converter for Adjustable Output
- Secondary Boost Converter for 5.0 V Output Fixed
- Enable Input for Each Output
- Two Power Good Functions
- Reset Function for BUCK1
- Adjustable Window Watchdog Timer
- Spread Spectrum
- Over Current Protection
- Over Voltage Protection
- Short Circuit Protection
- Thermal Shut Down Protection
- **Thermal Warning Function**
- (Note 1) Grade 1

## Applications

- ADAS Application (Radar Module, Camera Module, LiDAR Module, etc.)
- ADAS ECU

## **Typical Application Circuit**

#### **Key Specifications**

Input Voltage Range:	4.0 V to 28 V
Output Voltage:	
BUCK1 Voltage	3.3 V
BUCK2 Voltage	1.2 V
BUCK3 Voltage	0.8 V to 2.5 V
BOOST4 Voltage	5.0 V
Maximum Output Current:	
BUCK2, BUCK3	2.5 A
BOOST4	0.5 A
Switching Frequency:	2.2 MHz (Typ)
Standby Current:	0 µA (Typ)
Operating Ambient Temperature	
Range:	-40 °C to +125 °C

-40 °C to +125 °C


#### **Special Characteristics**


Output Voltage Accuracy:	
BUCK1 VO1 Voltage	±1.5 %
BUCK2 VO2 Voltage	±1.5 %
BUCK3 FB Voltage	±1.5 %
BOOST4 VO4 Voltage	±2.0 %

## Package

VQFN40FV6060

W (Typ) x D (Typ) x H (Max) 6.0 mm x 6.0 mm x 1.0 mm






OProduct structure : Silicon integrated circuit OThis product has no designed protection against radioactive rays.

## Contents

General Description	1
Features	1
Applications	1
Key Specifications	1
Package	1
Typical Application Circuit	1
Pin Configurations	3
Pin Descriptions	4
Block Diagrams	5
Description of Blocks	8
Absolute Maximum Ratings	17
Thermal Resistance	17
Recommended Operating Conditions	
Electrical Characteristics	
Typical Performance Curves	22
Timing Chart	29
Application Example	
Selection of Components Externally Connected	35
Operational Notes	
Ordering Information	
Marking Diagrams	
Physical Dimension and Packing Information	49
Revision History	50

## **Pin Configurations**




## **Pin Descriptions**

Pin No.	Pin Name	Function					
1	PGND4	Power ground of BOOST4 converter.					
2	SW4	BOOST4 switching node.					
3	VO4	BOOST4 feedback pin. Connect to VO4 output voltage.					
4	VREG	Internal regulator of 5 V output. Connect output capacitor. Can't be used for external power supply.					
5	RT	Switching frequency set pin. Connect resistor between RT and GND.					
6	VCC	Power supply.					
7	EN1	Enable input for internal reference circuit and BUCK1. Controlled by external microcomputer or pulled up to VCC.					
8	BOOT1	BUCK1 power supply for high side FET. Connect capacitor between BOOT1 and SW1.					
9	SW1	BUCK1 switching node. (Floating ground for high side FET)					
10	VGH1	BUCK1 gate driver for high side FET.					
11	VGL1	BUCK1 gate driver for low side FET.					
12	CSN	Differential current sense for BUCK1. Connect resistor between CSN and PGND1S.					
13	PGND1S	Differential current sense for BUCK1. Connect resistor between CSN and PGND1S.					
14	PGND1	Power ground of BUCK1.					
15	VO1	BUCK1 feedback pin.					
16	COMP1	Error amplifier output for BUCK1 controller.					
17	GND	Analog ground.					
18	SYNC	Synchronization input pin. This pin can be driven by external clock to set desired switching frequency.					
19	RTW	WDT frequency setting pin. Put resistor between the RTW pin and GND.					
20	VO3S	BUCK3 input for external sense voltage of VO3.					
21	FB3	BUCK3 feedback pin. Input external resistance division between output and GND.					
22	PGND3	Power ground for BUCK3.					
23	SW3	BUCK3 switching node.					
24	SW3	BUCK3 switching node.					
25	VS3	Power supply for BUCK3. Connect to VO1 output voltage.					
26	VS2	Power supply for BUCK2. Connect to VO1 output voltage.					
27	SW2	BUCK2 switching node.					
28	SW2	BUCK2 switching node.					
29	PGND2	Power ground for BUCK2.					
30	VO2	BUCK2 feedback pin.					
31	EN2	Enable pin for BUCK2.					
32	EN3	Enable pin for BUCK3.					
33	EN4	Enable pin for BOOST4.					
34	WDEN	Enable pin for WDT.					
35	WDIN	Clock input pin for WDT.					
36	SSCGEN	Enable pin for Spread Spectrum function. Connect to VREG or GND.					
37	XRSTOUT	Reset Nch open drain output pin.					
38	PGOOD1	Power Good Nch open drain output pin for BUCK2.					
39	PGOOD2	Power Good Nch open drain output pin for all outputs.					
40	XTWOUT	Thermal warning Nch open drain output pin.					
-	EXP-PAD	The EXP-PAD of the center of product is connected to PCB ground plane. The EXP-PADs on the center and corner of the product are shorted inside the package.					


## **Block Diagrams**

<TOP BLOCK>






## **Block Diagrams - continued**












## **Block Diagrams - continued**

<BUCK3>









## **Description of Blocks**

#### 1. TOP BLOCK

#### Reference Voltage (VREF1, VREF2)

There are 2 reference voltages; VREF1 and VREF2.

VREF1 is used for each regulator control reference voltage and VREF2 is used for each protection function reference voltage.

After VCC input, VREF1 and VREF2 will startup when EN1 is turned to high. VREF1 and VREF2 will stop when EN1 is turned to low.

#### Internal Regulator (VREG)

VREG is 5 V (Typ) regulator for internal circuit. Needs to connect external capacitor to the VREG pin. After VCC input, VREG will startup when EN1 is turned to high. VREG will stop when EN1 is turned to low. Do not use VREG for any other purposes. Also internal regulator will be switched to VO4 after VO4 output becomes more than 4.5 V (Typ) and soft start of BOOST4 is completed.

#### Under Voltage Lock-Out (UVLO)

UVLO is under voltage lockout circuit. Prevents internal circuit malfunction when power supply startup or is at lower input voltage. Monitors VCC, VREG, VS2, VS3, and VO4 voltage and activates when each voltage goes under each threshold voltage. When VCCUVLO or VREGUVLO is detected, all the outputs will turn off. When VS2UVLO is detected, BUCK2 will turn off. When VS3UVLO is detected, BUCK3 will turn off. When VO4UVLO is detected, BOCST4 will turn off.

#### Oscillator (LOGICOSC, WDTOSC, DCDCOSC)

There are 3 types of oscillator. One for Control Logic, the second for Watch Dog Timer and the third for BUCK1, BUCK2, BUCK3 and BOOST4. BUCK3 clock phase is 180 deg shifted from BUCK1, BUCK2 and BOOST4 to reduce switching noise. Connect 9.1 k $\Omega$  between RT and GND.

#### Spread Spectrum Clock Generator (SSCG)

OSC block built in spread spectrum clock generator (SSCG) function. This function activates when the SSCGEN pin is connected to VREG. When the SSCGEN pin is connected to GND, SSCG function is disable. The modulation range of Spread Spectrum is between +6.2% (Typ) and -6.2% (Typ) from the typical frequency. Also, modulation frequency is set to 1.075 kHz (Typ). The modulation range and modulation frequency are fixed.

#### Synchronization mode (SYNC)

Switching frequency can be synchronized to an external clock signal using the SYNC pin. The SYNC pin allows the operating frequency to be varied above and below the frequency setting. Adjustment range is from +10 % to -10 %. The RT resistor must always be connected to initialize the operating frequency.

#### Control Logic (CONTROL LOGIC)

This block controls startup/stop sequence, Reset, Power Good, Watch Dog Timer, mutual monitoring function, Built-In Self Test (BIST), and each protection. Control Logic will be active when internal power supply VREGUVLO is released. When VREGUVLO is detected, Control Logic will reset and initialize.

#### Reset (RESET)

This block informs output voltage for microcomputer which is completely ON by reset signal. Pull up this pin to VO1 or external power supply using resistor. The XRSTOUT pin goes low when internal circuit is in abnormal conditions. The XRSTOUT pin goes high when all the following conditions are satisfied.

- a) VO1 voltage is higher than 2.6 V (Typ)
- b) BIST result are OK
- c) Mutual monitoring result are OK
- d) No detection of WDT FAST Timeout / SLOW Timeout

XRSTOUT goes High 10 ms (Typ) after all conditions are satisfied.

#### Power Good (PGOOD)

This block informs whether each regulator output startups normally or not. Power Good have UVD and OVD for each regulator and asserts it by Power Good pin. Pull up this pin to VO1 or to external power supply using resistor.

This product has 2 Power Good pins. Each pin monitors the following regulator.

- PGOOD1 : Only BUCK2
- PGOOD2 : BUCK1, BUCK2, BUCK3, and BOOST4

PGOOD1, PGOOD2 goes High 10 ms (Typ) after all conditions are satisfied.

## **TOP BLOCK - continued**

#### Built-In Self Test (BIST)

When VCCUVLO and VREGUVLO are released, and VO1 voltage is higher than 2.6 V (Typ), BIST is performed and self-test for each OVD/UVD and RESET comparators are executed to check if each comparator correctly toggles their high/low output based on input voltage change. Once BIST ends without any error, the XRSTOUT pin becomes high. If an error is found during BIST, the XRSTOUT pin keeps low and BIST is repeated until it passes.

#### Clock Mutual Detect (CLKDET)

CLKDET block monitors each clock outputted from each OSC blocks mutually. If any one of their frequency exceeds range, XRSTOUT goes low.

Thermal Warning (TW)

This block monitors internal temperature and detect when it reaches 135 degree (Typ). Pull up this pin to VO1 or external power supply using resistor. The XTWOUT pin goes Low when internal temperature is higher than threshold. The XTWOUT pin goes High when internal temperature is lower than threshold. This block only warns of internal temperature getting high. Hence, all function works normally even with this function detected. Thermal Warning function works when VCCUVLO, VREGUVLO, and Reset function are not detected. When it is not working, the XTWOUT pin is kept at high level.

#### 2. BUCK1 BLOCK

BUCK1 is Primary Buck Controller. It is necessary to connect external MOSEFT. Output voltage is 3.3 V (Typ) fixed.

- GMAMP1 Error amplifier which have reference voltage VREF1 and VO1 divider input. Also phase compensation of BUCK1 can be adjust by inserting capacitor and resistor to the COMP1 pin.
- GMAMP2 Error amplifier which have output of GMAMP1 and current sense signal input. This block generates the VC voltage to control duty.
- SS Soft Start (SS) function prevent overshoot of output voltage and rush current by gradually increasing ON duty of switching pulse. Soft start time is fixed internally.
- CLAMPER CLAMPER limits the maximum and minimum value of coil current and works as over current protection. When coil current reaches maximum value, it makes duty small and reduces the output voltage. Similarly, when coil current reaches and minimum value, it increases duty and raise the output voltage.
- CURSENSE Detects the amount of current flowing through the inductance using resistor which is connected between the CSN pin and the PGND1S pin, and feedbacks current sense signal to GMAMP2.
- SLOPE This is the block which makes slope waveform from clock generated at OSC block. This slope waveform is combined with current sense and sends to PWMCOMP.
- PWMCOMP This compares slope waveform including current information with GMAMP2 output, and sends output signal to DRV block.
- BUCK1 Driver block. Drives external FET which is connect to VGH1 and VGL1 by using signal from PWMCOMP.

**Pulse Skip Function** 

BUCK1 controller needs on time for low side FET to charge the BOOT1 pin, because high side FET is driven by boot strap. Therefore, it sets minimum off time, and the output voltage is limited by this in the condition where the input and output voltage are close

As for this countermeasure, DRV skips off pulse when the voltage difference of the input and output becomes small, and continuously turns on high side FET and keeps max duty to rise. The off pulse skip will occer 4 consectutive times as maximum.

## **Description of Blocks - continued**

#### 3. BUCK2 BLOCK

BUCK2 is Secondary Buck converter. Output voltage is 1.2 V (Typ) fixed. EN2 = High turns on BUCK2 and EN2 = Low turns off BUCK2.

• ERRAMP	Error Amplifier with reference voltage and VO2 divider input. Controls on duty width of switching pulse by internal COMP2 node which is an ERRAMP output. Capacitor and resistor for phase compensation are fixed.
• SS	Soft Start (SS) function prevent overshoot of output voltage and rush current by gradually increasing on duty of switching pulse. Soft start time is fixed internally.
SLOPE	This is the block which makes slope waveform from clock generated at OSC block. This slope waveform is combined with current sense and is sent to PWMCOMP.
PWMCOMP	This compares slope waveform including current information with ERRAMP output, and sends output signal to DRV block.
• DRV	BUCK2 Driver block. Drives internal FET by using signal from PWMCOMP.

#### 4. BUCK3 BLOCK

BUCK3 is Secondary Buck converter. Output voltage can be set by external resistor. EN3 = High turns on BUCK3 and EN3 = Low turns off BUCK3.

- ERRAMP Error Amplifier with reference voltage and FB3 input. Controls on duty width of switching pulse by internal COMP3 node which is an ERRAMP output. Capacitor and resistor for phase compensation are fixed.
   SS Soft Start (SS) function prevent overshoot of output voltage and rush current by gradually increasing the second second
- Soft Start (SS) function prevent overshoot of output voltage and rush current by gradually increasing on duty of switching pulse. Soft start time is fixed internally.
- SLOPE This is the block which makes slope waveform from clock generated at OSC block. This slope waveform is combined with current sense and is sent to PWMCOMP.
- PWMCOMP This compares slope waveform including current information with ERRAMP output, and sends output signal to DRV block.
- BUCK3 Driver block. Drives internal FET by using signal from PWMCOMP.

## 5. BOOST4 BLOCK

BOOST4 is Secondary Boost converter. Output voltage is 5.0 V (Typ) fixed. EN4 = High turns on BOOST4 and EN4 = Low turns off BOOST4.

- ERRAMP Error Amplifier with reference voltage and VO4 divider input. Controls on duty width of switching pulse by internal COMP4 node which is an ERRAMP output. Capacitor and resistor for phase compensation are fixed.
   SS Soft Start (SS) function prevent overshoot of output voltage and rush current by gradually increasing on duty of switching pulse. Soft start time is fixed internally.
- SLOPE This is the block which makes slope waveform from clock generated at OSC block. This slope waveform is combined with current sense and is sent to PWMCOMP.
- PWMCOMP After compared with slope waveform which has been combined with current sense and ERRAMP output, sends signal to DRV block.
- DRV BOOST4 Driver block. Drives internal FET by using signal from PWMCOMP.

## **Description of Blocks - continued**

#### **Detection Function** 6.

#### Over Voltage Detection (OVD)

If output voltage goes higher than threshold voltage, OVD is detected and the PGOOD pin goes down to low. Detection pins are VO1, VO2, FB3, and VO4. If VO2 detects OVD, PGOOD1 goes down to low and if either VO1, VO2, FB3, or VO4 detects OVD, PGOOD2 goes down to low.

Under Voltage Detection (UVD)

If output voltage goes lower than threshold voltage, UVD is detected and the PGOOD pin goes down to low. Detection pins are VO1, VO2, FB3 and VO4. If VO2 detects UVD, PGOOD1 goes down to low and if either VO1, VO2, FB3, or VO4 detects UVD, PGOOD2 goes down to low.

#### 7. Protection Function

Over Voltage Protection (OVP)

If output voltage goes higher than threshold voltage, OVP is detected and switching will turn off. Detection pins are VO1, VO2, VO3S, and VO4. If OVP is detected for continuous 1ms (Typ), switching will turn off and soft start will discharge. After that, output continues to stop for 10 ms (Typ) and re-starts automatically by soft start.

#### Short Circuit Protection (SCP)

When output voltage is shorted to GND (or when output voltage is lower than SCP threshold voltage) for 1 ms (Typ), switching will turn off and soft start will discharge. After that, output continues to stop for 10 ms (Typ) and re-starts automatically by soft start. Detection pins are VO1, VO2, VO3S, and VO4.

Before each voltage startups, or are in soft start status, SCP function is masked.

#### Over Current Protection (OCP)

When over current goes through output FET, over current protection will be detected and output pulse width will be limited. For BUCK1, over current protection will be detected when the voltage between CSN and PGND1S goes more than 75 mV (Typ).

For BUCK2 and BUCK3, over current protection will be detected when current goes through more than 3.0 A to integrated FET. For BOOST4, over current protection will be detected when current goes through more than 1.0 A to integrated FET.

When OCP is detected continuously for more than 1 ms (Typ), switching will turn off and soft start will discharge. However, time counter is not stated until soft start of each output is completed.

After turn off by OCP, output continues to stop for 10 ms (Typ) and re-starts automatically by soft start.

#### BUCK1 OCP

BUCK1 contains OCP detection function to protect FET. To prevent destruction between source and drain of high side FET, when SW1 voltage falls 0.35 V lower than VCC (Typ), high side FET keeps to turn off.

#### OCPL2/OCPL3

These OCP watches the negative current of low side FET. This is designed to protect lower FET when output is applied from outside. If OCPL2 or OCPL3 detects, each low side FET will turn off. At the time of BUCK2 and BUCK3 startup, detection level of OCPL2/OCPL3 is at lower setting than normal operation for stable startup of the system.

Protection

The value in this list is typical unless otherwise specified.

Block	Protection	Detect	Release	Detection action
	VCCUVLO	V <sub>CC</sub> < 3.8 V	V <sub>CC</sub> > 4.2 V	BUCK1, BUCK2, BUCK3, BOOST4 OFF XRSTOUT = PGOOD1 = PGOOD2 = Low
ALL	VREGUVLO	V <sub>REG</sub> < 3.5 V	V <sub>REG</sub> > 3.6 V	BUCK1, BUCK2, BUCK3, BOOST4 OFF Internal OSC OFF XRSTOUT = PGOOD1 = PGOOD2 = Low
	TSD	Tj > 175 °C	-	BUCK1, BUCK2, BUCK3, BOOST4 OFF After 10 ms, re-startup
	OVP1	V <sub>V01</sub> > 4.25 V	V <sub>V01</sub> < 4.0 V	BUCK1 VGH = Low, VGL = Low Detected continuous 1 ms, BUCK1, BUCK2, BUCK3, BOOST4 OFF After 10 ms, re-startup
BUCK1	SCP1	V <sub>VO1</sub> < 1.65 V	V <sub>V01</sub> > 1.815 V	Detected continuous 1 ms, BUCK1, BUCK2, BUCK3, BOOST4 OFF After 10 ms, re-startup
	OCP1	V <sub>CSN</sub> - V <sub>PGND1S</sub> > 75 mV	V <sub>CSN</sub> - V <sub>PGND1S</sub> < 75 mV	Pulse width will be limited Detected continuous 1 ms, BUCK1, BUCK2, BUCK3, BOOST4 OFF After 10 ms, re-startup
	VS2UVLO	V <sub>S2</sub> < 2.5 V	V <sub>S2</sub> > 2.7 V	BUCK2 OFF
BUCK2	OVP2	V <sub>VO2</sub> > 1.44 V	V <sub>VO2</sub> < 1.32 V	SW2 Hiz Detected continuous 1 ms, BUCK2 OFF, After 10 ms, re-startup
BOOKZ	SCP2	V <sub>VO2</sub> < 0.60 V	V <sub>VO2</sub> > 0.72 V	Detected continuous 1 ms, BUCK2 OFF, After 10 ms, re-startup
	OCP2	$I_{VS2} > 3.0 \text{ A} (\text{Min})$	I <sub>VS2</sub> < 3.0 A (Min)	Pulse width will be limited Detected continuous 1 ms, BUCK2 OFF, After 10 ms, re-startup
	VS3UVLO	V <sub>S3</sub> < 2.5 V	V <sub>S3</sub> > 2.7 V	BUCK3 OFF
BUCK3	OVP3	V <sub>VO3S</sub> > 0.96 V	V <sub>VO3S</sub> < 0.88 V	SW3 Hiz Detected continuous 1 ms, BUCK3 OFF, After 10 ms, re-startup
Deerte	SCP3	V <sub>VO3S</sub> < 0.40 V	V <sub>VO3S</sub> > 0.48 V	Detected continuous 1 ms, BUCK3 OFF, After 10 ms, re-startup
	OCP3	I <sub>VS3</sub> > 3.0 A (Min)	I <sub>VS3</sub> < 3.0 A (Min)	Pulse width will be limited Detected continuous 1 ms, BUCK3 OFF, After 10 ms, re-startup
	VO4UVLO	V <sub>VO4</sub> < 1.8 V	$V_{VO4} > 2.0 V$	BOOST4 OFF
BOOST4	OVP4	V <sub>VO4</sub> > 6.5 V	V <sub>VO4</sub> < 6.25 V	SW4 Hiz Detected continuous 1 ms, BOOST4 OFF, After 10 ms, re-startup
000014	SCP4	V <sub>VO4</sub> < 2.5 V	V <sub>VO4</sub> > 3.0 V	Detected continuous 1 ms, BOOST4 OFF, After 10 ms, re-startup
	OCP4	I <sub>SW4</sub> > 1.0 A (Min)	I <sub>SW4</sub> < 1.0 A (Min)	Pulse width will be limited Detected continuous 1 ms, BOOST4 OFF, After 10 ms, re-startup

## **Description of Blocks - continued**

#### 8. Watchdog Timer (WDT)

Watch Dog Timer (WDT) monitors microprocessor's operation by detecting the time between rising edge of WDIN signal. When both WDEN and XRSTOUT are high, WDT is activated. If BIST result is an error, WDT will not work for XRSTOUT is kept low.

As long as the period of WDIN clock is kept within "Trigger Open Window" as in Figure 6., WDT will not detect any error and XRSTOUT will stay at high.




Figure 6. WDT Window Description

## Watchdog Timer - continued

#### WDT FAST Timeout Detection

When WDEN is low, WDT is disabled. During this period WDIN input signal is ignored and XRSTOUT output is not affected. When both WDEN and XRSTOUT are high, WDT is activated. Just after WDT is active during this first period, only SLOW Timeout detection works and FAST Timeout doesn't work. The rising edge of WDIN comes within SLOW Timeout, both FAST Timeout and SLOW Timeout detection start to work. WDT detection monitors the time between this rising edge and the next rising edge. When it detects WDIN rising edge within FAST Timeout ( $t_{WF}$ ), XRSTOUT becomes low. XRSTOUT goes back to high after 10 ms delay. Then, WDT works after 500 ms delay again. This delay time is implemented as a time for microprocessor to be reset normally and to stabilized. If this time is unnecessary and WDT should be activated as soon as possible, WDEN may be controlled from low to high.




Figure 7. WDT FAST Timeout detection

## Watchdog Timer - continued

#### WDT SLOW Timeout Detection

When WDEN is low, WDT is disabled. During this period WDIN input signal is ignored and XRSTOUT output is not affected. When both WDEN and XRSTOUT are high, WDT is activated. Just after WDT is active during this first period, only SLOW Timeout detection works and FAST Timeout doesn't work. The rising edge of WDIN comes within SLOW Timeout, both FAST Timeout and SLOW Timeout detection start to work. WDT detection monitors the time between this rising edge and the next rising edge. When it can't detect WDIN rising edge within SLOW Timeout (tws), XRSTOUT becomes low. XRSTOUT goes back to high after 10 ms delay. Then, WDT works after 500 ms delay again. This delay time is implemented as a time for microprocessor to be reset normally and to stabilized. If this time is unnecessary and WDT should be activated as soon as possible, WDEN may be controlled from low to high.





Figure 8. WDT SLOW Timeout Detection





## WDT SLOW timeout detection - continued

The window time for detection can be changed by the resistor value between RTW and GND. Following figure shows the detection time determined by  $R_{RTW}$  resistor value. Refer to a table of electric characteristic regarding an accuracy. Customer can choose the value ranging from 10 k $\Omega$  to 47 k $\Omega$  according to their clock frequency. The ratio for detection time is fixed and can be shown like this, FAST Timeout: SLOW Timeout = 1: 4.




Figure 10. Detection time vs R<sub>RTW</sub> resistance

## **Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
VCC Voltage	Vcc	-0.3 to +42	V
VS2, VS3 Voltage	V <sub>S2,</sub> V <sub>S3</sub>	-0.3 to +6	V
EN1 Voltage	V <sub>EN1</sub>	-0.3 to +42	V
EN2, EN3, EN4 Voltage	V <sub>EN2,</sub> V <sub>EN3,</sub> V <sub>EN4</sub>	-0.3 to +7	V
VO1 Voltage	V <sub>VO1</sub>	-0.3 to +7	V
VO2 Voltage	V <sub>VO2</sub>	-0.3 to V <sub>REG</sub> +0.3	V
FB3 Voltage	V <sub>FB3</sub>	-0.3 to V <sub>REG</sub> +0.3	V
VO3S Voltage	V <sub>VO3S</sub>	-0.3 to V <sub>REG</sub> +0.3	V
VO4 Voltage	V <sub>VO4</sub>	-0.3 to +7	V
PGND1S, CSN Voltage	V <sub>PGND1S</sub> , V <sub>CSN</sub>	-0.3 to +0.3	V
SYNC Voltage	V <sub>SYNC</sub>	-0.3 to +6	V
WDEN Voltage	Vwden	-0.3 to +6	V
WDIN Voltage	V <sub>WDIN</sub>	-0.3 to +6	V
SSCGEN Voltage	V <sub>SSCGEN</sub>	-0.3 to V <sub>REG</sub> +0.3	V
XRSTOUT, PGOOD1, PGOOD2, XTWOUT Voltage	Vxrstout Vpgood1 Vpgood2 Vxtwout	-0.3 to +7	V
Maximum Junction Temperature	Tjmax	150	°C
Storage Temperature Range	Tstg	-55 to +150	°C

Caution 1: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuity. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Caution 2: Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, design a PCB boards with thermal resistance taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.

## Thermal Resistance (Note 1)

Parameter	Symbol	Thermal Res	Unit		
Falameter	Symbol	1s <sup>(Note 3)</sup> 2s2p <sup>(Note 4)</sup>		- Offic	
VQFN40FV6060					
Junction to Ambient	θ <sub>JA</sub>	83.7	27.0	°C/W	
Junction to Top Characterization Parameter (Note 2)	Ψ <sub>JT</sub>	8.0	4.0	°C/W	

(Note 1) Based on JESD51-2A (Still-Air).

(Note 2) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

(*Note 3*) Using a PCB board based on JESD51-3. (*Note 4*) Using a PCB board based on JESD51-5, 7.

Layer Number of Measurement Board	Material	Board Size				
Single	FR-4	114.3 mm x 76.2 mm x	x 1.57 mmt			
Тор						
Copper Pattern	Thickness					
Footprints and Traces	70 µm					
Layer Number of	Material	Board Size		Thermal V		
Measurement Board			Pitch		Diameter	
4 Layers	FR-4	114.3 mm x 76.2 mm	x 1.6 mmt	1.20 mm	Ф0.30 mr	m
Тор	2 Internal Layers		ers	Botto	n	
Copper Pattern	Thickness	Copper Pattern	Thickness	Copper Pattern	Thickr	ness
Footprints and Traces	70 µm	74.2 mm x 74.2 mm	35 µm	74.2 mm x 74.2 m	m 70 μ	Jm

(Note 5) This thermal via connects with the copper pattern of all layers.

## **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage 1 (Note 6)	Vcc	4	12	28	V
Supply Voltage 2	V <sub>S2,</sub> V <sub>S3</sub>	3.0	3.3	5.5	V
VO2/VO3 Output Current	I <sub>VO2</sub> , I <sub>VO3</sub>	-	-	2.5 (Note 7)	А
SW4 Current	I <sub>SW4</sub>	-	-	1.0 (Note 7)	А
SYNC Input Frequency	<b>f</b> sync	1.9	2.2	2.5	MHz
SYNC Input Duty Cycle	D <sub>SYNC</sub>	40	50	60	%
WDIN Input Frequency	<b>f<sub>WDIN</sub></b>	10	-	50	Hz
WDIN Minimum ON Pulse/OFF Pulse	t <sub>WDP</sub>	-	-	100	μs
VO3 Output Voltage Range	V <sub>VO3</sub>	0.8	-	2.5	V
Operating Ambient Temperature	Topr	-40	+25	+125	°C

(Note 6) Initial startup is over 4.5 V.

(Note 7) ASO should not be exceeded

## **Electrical Characteristics**

## (Unless otherwise specified V<sub>CC</sub> = 12 V, V<sub>S2</sub> = V<sub>S3</sub> = 3.3 V, Tj = -40 °C to +150 °C)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions	
All							
Standby Current 1	I <sub>st1</sub>	-	0	10	μA	V <sub>EN1</sub> = 0 V, Tj = 25 °C	
Standby Current 2	I <sub>st2</sub>	-	-	50	μA	V <sub>EN1</sub> = 0 V, Tj = 125 °C	
Circuit Current	Ivcc	-	5	-	mA		
VREG Output Voltage	$V_{REG}$	4.6	5.0	5.4	V	I <sub>VREG</sub> = -10 mA	
VCC UVLO Threshold Voltage 1	V <sub>UVVCC1</sub>	3.6	3.8	4.0	V	VCC voltage sweep down	
VCC UVLO Threshold Voltage 2	V <sub>UVVCC2</sub>	4.0	4.2	4.4	V	VCC voltage sweep up	
VCC UVLO Hysteresis	V <sub>HYSVCC</sub>	-	0.4	-	V		
VREG UVLO Threshold Voltage 1	V <sub>UVREG1</sub>	3.2	3.5	3.8	V	VREG voltage sweep down	
VREG UVLO Threshold Voltage 2	V <sub>UVREG2</sub>	3.3	3.6	3.9	V	VREG voltage sweep up	
VREG UVLO Hysteresis	V <sub>HYSREG</sub>	-	0.1	-	V		
VREG Switch Over Voltage 1	V <sub>SWREG1</sub>	4.15	4.5	4.85	V	VO4 voltage sweep up	
VREG Switch Over Voltage 2	V <sub>SWREG2</sub>	4.05	4.4	4.75	V	VO4 voltage sweep down	
VREG Switch Hysteresis	V <sub>HYSSW</sub>	-	0.1	-	V		
VS2/VS3 UVLO Threshold Voltage 1	V <sub>UVVS21</sub> V <sub>UVVS31</sub>	2.2	2.5	2.8	V	VS2/VS3 voltage sweep down	
VS2/VS3 UVLO Threshold Voltage 2	V <sub>UVVS22</sub> V <sub>UVVS32</sub>	2.4	2.7	3.0	V	VS2/VS3 voltage sweep up	
VS2/VS3 UVLO Hysteresis	V <sub>HYSVS2</sub> V <sub>HYSVS3</sub>	-	0.2	-	V		
VO4 UVLO Threshold Voltage 1	V <sub>UVVO41</sub>	1.6	1.8	2.0	V	VO4 voltage sweep down	
VO4 UVLO Threshold Voltage 2	V <sub>UVVO42</sub>	1.8	2.0	2.2	V	VO4 voltage sweep up	
VO4 UVLO Hysteresis	V <sub>HYSVO4</sub>	-	0.2	-	V		
Switching Frequency	f <sub>OSC</sub>	1.9	2.2	2.5	MHz	$  R_{RT} = 9.1 \ k\Omega \\ V_{SSCGEN} = 0 \ V $	

## Electrical Characteristics – continued

(Unless otherwise specified  $V_{CC}$  = 12 V,  $V_{S2}$  =  $V_{S3}$  = 3.3 V, Tj = -40 °C to +150 °C)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
BUCK1 (Primary Buck Controller)						
VO1 Voltage	V <sub>VO1</sub>	3.250	3.300	3.350	V	
Soft Start Time1	t <sub>SS1</sub>	0.75	-	3.0	ms	
VGH1 High Side ON Resistance	R <sub>ONVGH1H</sub>	-	10	20	Ω	I <sub>VGH1</sub> = -10 mA
VGH1 Low Side ON Resistance	R <sub>ONVGH1L</sub>	-	1.5	4	Ω	I <sub>VGH1</sub> = +10 mA
VGL1 High Side ON Resistance	R <sub>ONVGL1H</sub>	-	10	25	Ω	I <sub>VGL1</sub> = -10 mA
VGL1 Low Side ON Resistance	R <sub>ONVGL1L</sub>	-	1.5	4	Ω	$I_{VGL1} = +10 \text{ mA}$
Over Current Protection CSN Voltage	V <sub>CSN</sub>	60	75	90	mV	V <sub>CSN</sub> – V <sub>PGND1S</sub>
OVP Detect Voltage 1	V <sub>OVP11</sub>	4.00	4.25	4.50	V	VO1 voltage sweep up
OVP Release Voltage 1	V <sub>OVP12</sub>	-	4.00	-	V	VO1 voltage sweep down
SCP Detect Voltage 1	V <sub>SCP11</sub>	1.485	1.650	1.815	V	VO1 voltage sweep down
SCP Release Voltage 1	V <sub>SCP12</sub>	-	1.815	-	V	VO1 voltage sweep up
OVD Detect Voltage 1	V <sub>OVD1</sub>	3.365	3.415	3.465	V	VO1 voltage sweep up
UVD Detect Voltage 1	$V_{\text{UVD1}}$	3.135	3.185	3.235	V	VO1 voltage sweep down
OVD/UVD Filter Time 1	t <sub>FIL1</sub>	50	75	100	μs	
VO1 Discharge Resistor	R <sub>DIS1</sub>	-	-	500	Ω	Resistance between VO1 and PGND1
BUCK2 (Secondary Buck)						
VO2 Voltage	V <sub>VO2</sub>	1.182	1.200	1.218	V	
Soft Start Time 2	t <sub>SS2</sub>	0.6	-	2.4	ms	
SW2 High Side On Resistance	R <sub>ON2H</sub>	-	75	150	mΩ	I <sub>SW2</sub> = -50 mA
SW2 Low Side On Resistance	R <sub>ON2L</sub>	-	75	150	mΩ	I <sub>SW2</sub> = +50 mA
OVP Detect Voltage 2	V <sub>OVP21</sub>	1.36	1.44	1.52	V	VO2 voltage sweep up
OVP Release Voltage 2	V <sub>OVP22</sub>	-	1.32	-	V	VO2 voltage sweep down
SCP Detect Voltage 2	V <sub>SCP21</sub>	0.54	0.60	0.66	V	VO2 voltage sweep down
SCP Release Voltage 2	V <sub>SCP22</sub>	-	0.72	-	V	VO2 voltage sweep up
OVD Detect Voltage 2	V <sub>OVD2</sub>	1.224	1.242	1.260	V	VO2 voltage sweep up
UVD Detect Voltage 2	V <sub>UVD2</sub>	1.140	1.158	1.176	V	VO2 voltage sweep down
OVD/UVD Filter Time 2	t <sub>FIL2</sub>	50	75	100	μs	
VO2 Discharge Resistor	R <sub>DIS2</sub>	-	-	100	Ω	Resistance between SW2 and PGND2
BUCK3 (Secondary Buck)						
FB3 Voltage	V <sub>FB3</sub>	0.788	0.800	0.812	V	
Soft Start Time 3	t <sub>SS3</sub>	0.6	-	2.4	ms	
SW3 High Side On Resistance	R <sub>ON3H</sub>	-	75	150	mΩ	I <sub>SW3</sub> = -50 mA
SW3 Low Side On Resistance	R <sub>ON3L</sub>	-	75	150	mΩ	I <sub>SW3</sub> = +50 mA
OVP Detect Voltage 3	V <sub>OVP31</sub>	0.90	0.96	1.02	V	VO3S voltage sweep up
OVP Release Voltage 3	V <sub>OVP32</sub>	-	0.88	-	V	VO3S voltage sweep down
SCP Detect Voltage 3	V <sub>SCP31</sub>	0.36	0.40	0.44	V	VO3S voltage sweep down
SCP Release Voltage 3	V <sub>SCP32</sub>	-	0.48	-	V	VO3S voltage sweep up
OVD Detect Voltage 3	V <sub>OVD3</sub>	0.816	0.828	0.840	V	FB3 voltage sweep up
UVD Detect Voltage 3	V <sub>UVD3</sub>	0.760	0.772	0.784	V	FB3 voltage sweep down
OVD/UVD Filter Time 3	t <sub>FIL3</sub>	50	75	100	μs	
VO3 Discharge Resistor	R <sub>DIS3</sub>	-	-	100	Ω	Resistance between SW3 and PGND3

## **Electrical Characteristics - continued**

## (Unless otherwise specified V<sub>CC</sub> = 12 V, V<sub>S2</sub> = V<sub>S3</sub> = 3.3 V, Tj = -40 °C to +150 °C)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
BOOST4 (Secondary Boost)						
VO4 Voltage	V <sub>VO4</sub>	4.90	5.00	5.10	V	
Soft Start Time of BOOST 4	t <sub>SS4</sub>	1	-	4	ms	
SW4 On Resistance	R <sub>ON4</sub>	-	200	-	mΩ	I <sub>SW4</sub> = 50 mA
OVP Detect Voltage 4	V <sub>OVP41</sub>	6.0	6.5	7.0	V	VO4 voltage sweep up
OVP Release Voltage 4	V <sub>OVP42</sub>	-	6.25	-	V	VO4 voltage sweep down
SCP Detect Voltage 4	V <sub>SCP41</sub>	2.25	2.50	2.75	V	VO4 voltage sweep down
SCP Release Voltage 4	V <sub>SCP42</sub>	-	3.00	-	V	VO4 voltage sweep up
OVD Detect Voltage 4	V <sub>OVD4</sub>	5.150	5.325	5.500	V	VO4 voltage sweep up
UVD Detect Voltage 4	V <sub>UVD4</sub>	4.500	4.675	4.850	V	VO4 voltage sweep down
OVD/UVD Filter Time 4	t <sub>FIL4</sub>	50	75	100	μs	
Enable						
EN1 Low Voltage	V <sub>ENL1</sub>	-	-	0.8	V	
EN1 High Voltage	V <sub>ENH1</sub>	2.6	-	-	V	
EN1 Pull down Resistor	R <sub>EN1</sub>	125	250	375	kΩ	V <sub>EN1</sub> = 5 V
EN2, EN3, EN4 Low Voltage	V <sub>enl2</sub> , V <sub>enl3</sub> , V <sub>enl4</sub>	-	-	V <sub>V01</sub> x 0.2	V	
EN2, EN3, EN4 High Voltage	V <sub>enh2</sub> , V <sub>enh3</sub> , V <sub>enh4</sub>	V <sub>VO1</sub> x 0.8	-	-	V	
EN2, EN3, EN4 Pull Down Resistor	R <sub>EN2/3/4</sub>	50	100	150	kΩ	
Synchronous						
SYNC Low Voltage	V <sub>SYNCL</sub>	-	-	V <sub>VO1</sub> x 0.2	V	
SYNC High Voltage	V <sub>SYNCH</sub>	V <sub>VO1</sub> x 0.8	-	-	V	
SYNC Pull down Resistor	R <sub>SYNC</sub>	50	100	150	kΩ	
SSCGEN						
SSCGEN Low Voltage	V <sub>SSCGENL</sub>	-	-	V <sub>REG</sub> x 0.2	V	
SSCGEN High Voltage	V <sub>SSCGENH</sub>	V <sub>REG</sub> x 0.8	-	-	V	
SSCGEN Pull up Resistor	RSSCGEN	50	100	150	kΩ	Between VREG and SSCGEN
RESET	r	r		T	T	1
VO1 Power On Reset Threshold Voltage (Falling)	V <sub>UVVO11</sub>	2.3	2.4	2.5	V	VO1 voltage sweep down
VO1 Power On Reset Threshold Voltage (Rising)	V <sub>UVVO12</sub>	2.5	2.6	2.7	V	VO1 voltage sweep up
VO1 Power On Reset Hysteresis	V <sub>VO1HYS</sub>	-	0.2	-	V	
XRSTOUT On Resistance	R <sub>ONRST</sub>	-	-	200	Ω	$I_{RSTOUT} = 1 \text{ mA}$
XRSTOUT Leak Current	I <sub>LRST</sub>	-	-	10	μA	V <sub>RSTOUT</sub> = 5 V
XRSTOUT Low Hold Time	t <sub>RSTL</sub>	7	10	13	ms	
Power Good						
PGOOD On Resistance	R <sub>ONPG</sub>	-	-	200	Ω	PGOOD1, PGOOD2 I <sub>PGOOD1</sub> , I <sub>PGOOD2</sub> = 1 mA PGOOD1, PGOOD2
PGOOD Leak Current	I <sub>LPG</sub>	-	-	10	μA	$V_{PGOOD1}, V_{PGOOD2} = 5 V$
Power On Delay Time	t <sub>PG</sub>	7	10	13	ms	PGOOD1, PGOOD2
Thermal Warning						
XTWOUT On Resistance	Rontw	-	-	200	Ω	I <sub>XTWOUT</sub> = 1 mA
XTWOUT Leak Current	ILTW	-	-	10	μA	V <sub>XTWOUT</sub> = 5 V

## Electrical Characteristics - continued

## (Unless otherwise specified $V_{CC}$ = 12 V, $V_{S2}$ = $V_{S3}$ = 3.3 V, Tj = -40 °C to +150 °C)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Watch Dog Timer						
WDEN Low Level Input Voltage	VWDENL	-	-	V <sub>V01</sub> x 0.2	V	
WDEN High Level Input Voltage	Vwdenh	V <sub>VO1</sub> x 0.8	-	-	V	
WDEN Pull Down Resistor	Rwden	50	100	150	kΩ	
WDIN Low Level Input Voltage	V <sub>WDINL</sub>	-	-	V <sub>V01</sub> x 0.2	V	
WDIN High Level Input Voltage	V <sub>WDINH</sub>	V <sub>VO1</sub> x 0.8	-	-	V	
WDIN Pull Up Resistor	Rwdin	50	100	150	kΩ	
WDT OK Time 1	t <sub>WOK1</sub>	12.5	25.5	38.5	ms	R <sub>RTW</sub> = 10 kΩ
WDT FAST Timeout Detect 1	t <sub>WF1</sub>	9.6	11.1	12.5	ms	$R_{RTW} = 10 \ k\Omega$
WDT SLOW Timeout Detect 1	t <sub>WS1</sub>	38.5	44.3	50.1	ms	R <sub>RTW</sub> = 10 kΩ
WDT OK Time 2	t <sub>WOK2</sub>	33.8	68.9	104.1	ms	R <sub>RTW</sub> = 27 kΩ
WDT FAST Timeout Detect 2	t <sub>WF2</sub>	26.0	29.9	33.8	ms	$R_{RTW} = 27 \ k\Omega$
WDT SLOW Timeout Detect 2	t <sub>WS2</sub>	104.1	119.6	135.2	ms	R <sub>RTW</sub> = 27 kΩ
WDT OK Time 3	t <sub>woкз</sub>	58.8	120.0	181.1	ms	$R_{RTW} = 47 \ k\Omega$
WDT FAST Timeout Detect 3	t <sub>WF3</sub>	45.3	52.1	58.8	ms	$R_{RTW} = 47 \ k\Omega$
WDT SLOW Timeout Detect 3	t <sub>WS3</sub>	181.1	208.2	235.3	ms	$R_{RTW} = 47 \ k\Omega$

## **Typical Performance Curves**




Figure 11. Stand-by Current vs VCC Voltage






Figure 13. VREG Output Voltage vs the EN1 Pin Voltage ("EN1 Threshold Voltage")




Figure 14. Output Voltage VO1 vs VCC Voltage




Figure 15. Output Voltage VO1 vs Temperature  $(V_{CC} = 12 \text{ V})$ 






Figure 17. Feedback Voltage FB3 vs Temperature Ta




Figure 18. Output Voltage VO4 vs Temperature Ta




Figure 19. Output Voltage VO1 vs Output Current ("VO1 Load Regulation",  $V_{CC}$  = 12 V)




Figure 20. Output Voltage VO2 vs Output Current ("VO2 Load Regulation",  $V_{S2}$  = 3.3 V)




Figure 21. Output Voltage VO3 vs Output Current ("VO3 Load Regulation",  $V_{S3}$  = 3.3 V, VO3 = 1.5 V setting)





Figure 22. Output Voltage VO4 vs Output Current ("VO4 Load Regulation",  $V_{S4}$  = 3.3 V)






Figure 27. VCC UVLO Threshold Voltage vs Temperature ("VCC UVLO Threshold")




Figure 28. VS2 UVLO Threshold Voltage vs Temperature ("VS2 UVLO Threshold",  $V_{CC}$  = 12 V)




Figure 30. VO4 UVLO Threshold Voltage vs Temperature ("VO4 UVLO Threshold",  $V_{CC}$  = 12 V)




Figure 29. VS3 UVLO Threshold Voltage vs Temperature ("VS3 UVLO Threshold",  $V_{CC}$  = 12 V)






Figure 31. VO1 Power On Reset Threshold Voltage vs Temperature ("VO1RST Threshold", V<sub>CC</sub> = 12 V)











Figure 33. VO1 Power On Waveform ( $V_{CC}$  = 12 V, Ta = +25 °C)












Figure 36. VO4 Power On Waveform (V<sub>CC</sub> = 12 V, Ta = +25 °C)

## **Timing Chart**


An example of EN1 tied to VCC, and EN2, EN3, and EN4 controlled by microcomputer.







An example of EN1 tied to VCC, and EN2, EN3 and EN4 tied to VO1.







Figure 38. Timing Chart2

An example of enable signals sequentially controlled.







Figure 39. Timing Chart3

An example of WDEN controlled by external signal.



#### Figure 40. Timing Chart of WDEN controlled by External Signal

An example of WDEN tied to VO1

VO1	V <sub>uw012</sub>			Vuwo11
BIST (internal)				
XRSTOUT			is error, DUT is kept Low level, and WDT is not work.	
WDIN				
WDEN		500 ms (Typ)	WDT works after 500 ms after XRSTOUT is High	VWDENL
WDT — function —	WDT Disenable		WDT Enable	i WDT Disenable

Figure 41. Timing Chart of WDEN tied to VO1







Figure 42. Timing Chart of OVD/UVD Detect

## **Application Example**



## Selection of Components Externally Connected

Item		Value					
nem	Min (Note 1)	Тур	Max (Note 2)	unit	Parts No.	Maker	Note
IC	-	-	-	-	BD39031MUF-C	ROHM	
R <sub>EN1</sub>	9.7	10	100	kΩ	MCR01 series	ROHM	EN1 pull up resistor
R <sub>C1</sub>	32	33	34	kΩ	MCR01 series	ROHM	VO1 compensation resistor
Rcs	8.7	9	15	mΩ	PMR18EZPJU9L0	ROHM	VO1 current sense resistor
R <sub>FB3U</sub>	1	13	47	kΩ	MCR01 series	ROHM	VO3 feedback resistor (Upper side)
R <sub>FB3L</sub>	1	15	47	kΩ	MCR01 series	ROHM	VO3 feedback resistor (Lower side)
R <sub>VO3U</sub>	1	13	47	kΩ	MCR01 series	ROHM	VO3 sense resistor (Upper side)
R <sub>VO3L</sub>	1	15	47	kΩ	MCR01 series	ROHM	VO3 sense resistor (Lower side)
R <sub>RT</sub>	8.8	9.1	9.4	kΩ	MCR01 series	ROHM	Switching frequency setting resistor
R <sub>RTW</sub>	9.7	27	48.5	kΩ	MCR01 series	ROHM	WDT detection time setting resistor
R <sub>RST</sub>	0.97	10	48.5	kΩ	MCR01 series	ROHM	XRSTOUT pull up resistor
R <sub>PG1</sub>	0.97	10	48.5	kΩ	MCR01 series	ROHM	PGOOD1 pull up resistor
R <sub>PG2</sub>	0.97	10	48.5	kΩ	MCR01 series	ROHM	PGOOD2 pull up resistor
R <sub>two</sub>	0.97	10	48.5	kΩ	MCR01 series	ROHM	XTWOUT pull up resistor
Cvcc	0.7	1	1.5	μF	GCM21BR71H105MA03	Murata	VCC input capacitor, Range: 50 V
C <sub>VCC2</sub>	7	10	22	μF	GCM32EC71H106KA03	Murata	VCC input capacitor, Range: 50 V
C <sub>REG</sub>	1.54	2.2	2.86	μF	GCM21BR71A225MA37	Murata	VREG5 output capacitor, Range: 10 V
C <sub>B1</sub>	0.07	0.1	0.13	μF	GCM188R71C104MA37	Murata	VO1 boot strap capacitor, Range : 16 V
C <sub>C1</sub>	840	1200	1560	pF	GCM155R71H122KA37	Murata	VO1 phase compensation capacitor
C <sub>VO1</sub>	47 x3	47 x4	47 x8	μF	GCM32ER70J476ME19	Murata	VO1 output capacitor, Range: 6.3 V
C <sub>VS2</sub>	1.5	2.2	4.3	μF	GCM188R70J225ME22	Murata	VO2 input capacitor, Range: 6.3
C <sub>VO2</sub>	32.9	47	122	μF	GCM32ER70J476ME19	Murata	VO2 output capacitor, Range: 6.3 V
C <sub>VS3</sub>	1.5	2.2	4.3	μF	GCM188R70J225ME22	Murata	VO3 input capacitor, Range: 6.3 V
C <sub>FB3</sub>	154	220	286	pF	GCM155R71H221KA37	Murata	VO3 feedback capacitor
C <sub>VO3</sub>	32.9	47	122	μF	GCM32ER70J476ME19	Murata	VO3 output capacitor: 6.3 V
$C_{VS4}$	1.5	2.2	4.3	μF	GCM188R70J225ME22	Murata	VO4 input capacitor: 6.3 V
C <sub>VO4</sub>	15.4	22	43	μF	GCM31CR71A226KE02	Murata	VO4 output capacitor: 10 V
L <sub>1</sub>	1.0	1.5	2.9	μH	CLF10060NIT-1R5N-D	TDK	VO1 output coil
L <sub>2</sub>	1.5	2.2	4.3	μH	CLF5030NIT-2R2N-D	TDK	VO2 output coil
L <sub>3</sub>	1.5	2.2	4.3	μH	CLF5030NIT-2R2N-D	TDK	VO3 output coil
L <sub>4</sub>	1.5	2.2	4.3	μH	CLF5030NIT-2R2N-D	TDK	VO4 output coil
D <sub>4</sub>	-	-	-	-	RBR2LAM30ATF	ROHM	VO4 SBD, Range: 30 V/2 A, VF = 0.49 V
$M_1, M_2$	-	-	-	-	FDMC9430L-F085 NVMFD5C466NL	ON Semicon- ductor	Dual Nch FET, 40 V / 12 A Dual Nch FET, 40 V / 52 A
(Note 1) Cons	ider toreran	ce, tempera	ature chara	cteristic	and DC bias properties not to become les	s than the minim	num

(Note 1) Consider torerance, temperature characteristic and DC bias properties not to become less than the minimum. (Note 2) Consider torerance and temperature characteristic not to become less than the maximum.

## Selection of Components Externally Connected - continued

1. Selection of Inductor L Value (BUCK1, BUCK2, BUCK3, BOOST4)

When the switching regulator supplies current continuously to the load, the LC filter is necessary for the smoothness of the output voltage. The inductor value to use is selectable from the following.

BUCK1: L <sub>1</sub>	1.5 µH, 2.2 µH
BUCK2: L <sub>2</sub>	2.2 µH, 3.3 µH
BUCK3: L <sub>3</sub>	2.2 µH, 3.3 µH
BOOST4: L <sub>4</sub>	2.2 µH, 3.3 µH

It is necessary for the rating current of the inductor to choose enough margins for the peak current. The inductor peak current of Buck converter can be approximated by the following equation.

Peak current IPEAKBUCK of BUCK1, BUCK2, BUCK3

$$\Delta I_{LBUCK} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{L \times f_{SW} \times V_{IN}}$$
[A]

$$I_{PEAKBUCK} = I_{OUT} + \frac{1}{2} \times \Delta I_{LBUCK}$$
 [A]

Where:

is inductor ripple current of buck converter.
is input voltage.
is output voltage.
is switching frequency.
is inductor value.

The inductor peak current of boost converter can be approximated by the following equation.

Peak current IPEAKBOOST of BOOST4

$$\Delta I_{LBOOST} = \frac{V_{IN}}{L \times f_{SW}} \times \left(1 - \frac{V_{IN}}{V_{OUT}}\right)$$
 [A]

$$I_{LAVE} = \frac{I_{OUT} \times V_{OUT}}{V_{IN} \times \eta} \times \left(1 - \frac{V_{IN}}{V_{OUT}}\right)$$
[A]

$$I_{PEAKBOOST} = I_{LAVE} + \frac{1}{2} \times \Delta I_{LBOOST}$$
 [A]

Where:

$\Delta I_{LBOOST}$	is inductor ripple current of boost converter.
$I_{LAVE}$	is average current of boost converter.
$V_{IN}$	is input voltage.
$V_{OUT}$	is output voltage.
I <sub>OUT</sub>	is output current.
<i>f<sub>sw</sub></i>	is switching frequency.
L	is inductor value.
η	is efficiency.

# 2. Selection of Output Capacitor Value (Cvo1, Cvo2, Cvo3, Cvo4)

The output capacitor is selected on the basis of ESR that is required from the ripple voltage can be reduced by using a capacitor with a small ESR. The ceramic capacitor is the best option that meets this requirement. The ceramic capacitor contributes to the size reduction of the application for it has small ESR. Frequency characteristic of ESR should be confirmed from the datasheet of the manufacturer to choose low ESR value in the switching frequency being used. It is necessary to consider the ceramic capacitor because the DC biasing characteristic is remarkable. For the voltage rating of the ceramic capacitor, twice or more the maximum output voltage is usually required. By selecting these high voltages rating, it is possible to reduce the influence of DC bias characteristics. Moreover, in order to maintain good temperature characteristics, the one with the characteristic of X7R or more is recommended. Because the voltage rating of a mass ceramic capacitor is low, the selection becomes difficult in the application with high output voltage. In that case, it is recommended to connect ceramic capacitors in parallel, or to use hybrid electrolytic capacitor.

The value of output capacitor to use is selectable in the following.

BUCK1: C <sub>VO1</sub>	47 μF x4 to 47 μF x6
BUCK2: C <sub>VO2</sub>	47 μF to 94 μF
BUCK3: C <sub>VO3</sub>	47 μF to 94 μF
BOOST4: C <sub>VO4</sub>	22 µH to 33 µF

These capacitors are rated in ripple current.

The RMS values of the ripple current that can be obtained from the following equation must not exceed the ripple current ratings.

$$I_{COBUCK(RMS)} = \frac{\Delta I_{LBUCK}}{\sqrt{12}}$$
 [A]

Where:

I<sub>cobuck(rms)</sub> ΔI<sub>lbuck</sub> is RMS value of the buck converter output ripple current. is ripple current of buck converter.

$$D_{BOOST} = \left(1 - \frac{V_{IN}}{V_{OUT}}\right)$$
$$I_{COBOOST(RMS)} = \sqrt{\left(1 - D_{BOOST}\right) \times \left(I_{OUT}^2 \times \frac{D_{BOOST}}{\left(1 - D_{BOOST}\right)^2} + \frac{\Delta I_{LBOOST}^2}{3}\right)} \quad [A]$$

Where:

I <sub>COBOOST (RMS</sub>	) is RMS value of the boost converter output ripple current.
D <sub>BOOST</sub>	is duty cycle of boost converter.
$V_{IN}$	is input voltage.
$V_{OUT}$	is output Voltage.
IOUT	is output current.
$\Delta I_{LBOOST}$	is inductor ripple current of boost converter.

3. Selection of Input Capacitor (Cvcc, Cvcc2, Cvs2, Cvs3, Cvs4)

The Input capacitor is required to stabilize ripple voltage of the supplied power supply and is necessary to supply current in the on time for FET. The ceramic capacitor with low ESR is necessary for input capacitor. The  $C_{VCC}$  has to be connected near the IC for the stabilization of the power supplied to the analog block of the IC. The value of input capacitor to use is selectable from the following ranges.

VCC : C <sub>VCC</sub>	1.0 µF
BUCK1 : C <sub>VCC2</sub>	10 µF
BUCK2 : C <sub>VS2</sub>	2.2 μF to 3.3μF
BUCK3 : C <sub>VS3</sub>	2.2 μF to 3.3μF
BOOST4 : C <sub>VS4</sub>	2.2 μF to 3.3μF

These capacitors are rated in ripple current.

The RMS values of the ripple current that can be obtained in the following equation must not exceed the ripple current ratings.

The RMS value of the input ripple electric current is obtained in the following equation.

$$I_{CCBUCK(RMS)} = I_{O1(MAX)} \times \sqrt{D_{BUCK} \times (1 - D_{BUCK})}$$
 [A]

Where:

I <sub>CCBUCK (RMS)</sub>	is RMS value of the VCC input current.
$I_{O1(MAX)}$	is max output current.
D <sub>BUCK</sub>	is duty cycle of buck converter.

The RMS value of the input ripple current is obtained in the following equation.

$$I_{CCBOOST(RMS)} = \frac{\Delta I_{LBOOST}}{\sqrt{12}} = \frac{1}{\sqrt{12}} \times \frac{V_{IN}}{L \times f_{SW}} \times \left(1 - \frac{V_{IN}}{V_{OUT}}\right)$$
[A]

Where:

 $\begin{array}{ll} I_{CCBOOST(RMS)} & \text{is RMS value of the VCC input ripple electric current.} \\ \Delta I_{LBOOST} & \text{is ripple current of boost.} \\ V_{IN} & \text{is input voltage.} \\ V_{OUT} & \text{is output Voltage.} \\ f_{SW} & \text{is switching frequency.} \end{array}$ 

In addition, in automotive and other applications requiring high reliability, it is recommended by making it into two series + two parallel structures to decrease the risk of ceramic capacitor destruction due to short circuit conditions. "Two series + two parallel structure in 1 package" lineups are respectively carried out by each capacitor supplier, confirm to each supplier for details.

When impedance on the input side is high because of long wiring from the power supply to VCC etc., high capacitance is needed. It is necessary to verify IC operation in actual condition for problem such as output turning off or output overshooting causes by change in VCC at transient response may occur.

#### 4. FET (M1, M2)

The selection of MOSFET affects the efficiency of BUCK1. This product recommends the following MOSFET.

Parts No.	Maker	Channel	Pole	V <sub>DS</sub>	ID
FDMC9430L-F085	ON Semiconductor	Dual	N-Channel	40 V	12 A
NVMFD5C466NL	ON Semiconductor	Dual	N-Channel	40 V	52 A

In the selection of MOSFET, please give enough consideration for following contents.

Drain – Source Rating

- Gate – Source Rating

- Drain Current
- Power Dissipation

#### Drain – Source Rating

It is recommended to select MOSFET with enough margins to be used for power supply range (VCC).

Gate - Source Rating

It is recommended to use MOSFET with more than 10 V of gate source rating.


Drain Current


Choose FET with more than the setting of either IPEAKBUCK or OCP for drain current.

Power Dissipation

Power consumption is calculated on a true specifications condition, and prevents from exceeding maximum allowable power consumption. Synchronization can roughly estimate the loss of commutation type MOSFET by the factor shown below.

- (1) Loss of MOSFET ON Resistance
- (2) Loss of Switching
- (3) Loss of Output Capacitor
- (4) Loss of Dead Time
- (5) Loss of Gate Charge





# FET (M1, M2) - continued

(1) Loss of MOSFET ON Resistance

The conduction loss of the MOSFET is calculated in A section and B section of Figure 43.

High side MOSFET turns on the A section and turns off low side MOSFET, and it can be roughly estimated by output current, ON resistance, and on duty cycle.

High side MOSFET turns off the B section and low side MOSFET becomes ON, and it can be roughly estimated from output current, ON resistance and off duty cycle.

Power loss  $\mathsf{P}_{\mathsf{ON-H}}$  and  $\mathsf{P}_{\mathsf{ON-L}}$  are calculated by the following formula.

High side MOSFET

$$P_{ON-H} = \left[ I_{OUT}^{2} + \frac{\Delta I_{L}^{2}}{12} \right] \times R_{ON-H} \times \frac{V_{OUT}}{V_{IN}} \qquad [W]$$

Low Side MOSFET

$$P_{ON-L} = \left[ I_{OUT}^{2} + \frac{\Delta I_{L}^{2}}{12} \right] \times R_{ON-L} \times \left( 1 - \frac{V_{OUT}}{V_{IN}} \right) \qquad [W]$$

$$\Delta I_L = \frac{(V_{IN} - V_{OUT})}{f_{SW} \times L} \times \frac{V_{OUT}}{V_{IN}}$$
 [A]

Where:

I <sub>OUT</sub>	is output current.
$R_{ON-H}$	is on resistance of high side MOSFET.
$R_{ON-L}$	is on resistance of low side MOSFET.
$V_{IN}$	is input voltage.
$V_{OUT}$	is output voltage.
$\Delta I_L$	is inductor ripple current of inductor.
f <sub>sw</sub>	is switching frequency.
L	is Inductor value.

(2) Loss of Switching

The switching loss can be calculated by C, D, E, and F section of Figure 43. When a high side and low side MOSFET switches ON/OFF in turn, a loss occurs during the transition to ON. Because the formula for two triangular areas resembles a calculating formula of the power attenuation during a start and fall transition, this calculation can be approximated by a simple figure calculation. Switching loss  $P_{SW-H}$  is demanded by following formula.

High side MOSFET

$$P_{SW-H} = \frac{1}{2} \times V_{IN} \times I_{OUT} \times (t_{r-H} + t_{f-H}) \times f_{SW} \qquad [W]$$

Where:

$V_{IN}$	is input voltage.
I <sub>OUT</sub>	is output current.
$t_{r-H}$	is rise time of MOSFET.
$t_{f-H}$	is fall time of MOSFET.
$f_{SW}$	is switching frequency.

When low side MOSFET turns on by gate voltage which electricity runs through body diode and then turns off by gate voltage, drain voltage becomes equal to forward direction voltage of body diode and remains as low voltage, because load current flows in same direction through body diode. Therefore, switching loss P<sub>SW-L</sub> is very few like in following formula.

# loss of Switching - continued

Low side MOSFET

$$P_{SW-L} = \frac{1}{2} \times V_D \times I_{OUT} \times (t_{r-L} + t_{f-L}) \times f_{SW} \qquad [W]$$

Where:

*V<sub>D</sub>* is forward voltage of body diode of low side MOSFET.

*I*<sub>OUT</sub> is output current.

 $t_{r-L}$  is rise time of MOSFET.

 $t_{f-L}$  is fall time of MOSFET.

 $f_{SW}$  is switching frequency.

(3) Loss of Output Capacitor

A loss occurs when charging output capacitance  $C_{OSS}$  of high side and low side MOSFET in each switching cycle. This loss is demanded by following formula.

$$P_{COSS} = \frac{1}{2} \times (C_{OSS-L} + C_{OSS-H}) \times V_{IN}^{2} \times f_{SW} \quad [W]$$

$$C_{OSS-L} = C_{DS-L} + C_{GD-L} \quad [F]$$

$$C_{OSS-H} = C_{DS-H} + C_{GD-H} \quad [F]$$

Where:

is output capacitance of low side MOSFET.  $C_{OSS-L}$ is capacitance between drain and source of low side MOSFET.  $C_{DS-L}$ is capacitance between gate and drain of low side MOSFET.  $C_{GD-L}$ is output capacitance of high side MOSFET.  $C_{OSS-H}$ is capacitance between drain and source of high side MOSFET.  $C_{DS-H}$ is capacitance between gate and drain of high side MOSFET.  $C_{GD-H}$  $V_{IN}$ is input voltage. is switching frequency. fsw




Figure 44. Synchronized Rectifier type DCDC Converter Circuit Diagram

# FET (M1, M2) - continued

(4) Loss of Dead Time

When a high side and low side MOSFET are turned on at the same time, VIN-GND interval shorts circuit and a very big current spike will occur. The dead time which turns off both MOSFET is made to prevent this, but the inductor electric current flows continuously. This inductor electric current flows in a body diode of low side MOSFET during dead time. Dead time loss P<sub>D</sub> is calculated in G section and H section of Figure 43 and is demanded by the following formula.

$$P_D = V_D \times I_{OUT} \times (t_{Dr} + t_{Df}) \times f_{SW} \quad [W]$$

Where:

 $V_D$ is forward voltage of body diode of low side MOSFET.

is output current. IOUT is dead time at rise.  $t_{Dr}$ is dead time at fall.  $t_{Df}$ 

is switching frequency. f<sub>sw</sub>

(5) Loss of Gate Charge

A gate charge loss is power attenuation due to the charge of the gate of MOSFET. Depending on quantity of gate charge of a high side and the low side MOSFET (or gate capacitance), the gate charge loss is demanded by following formula.

$$P_{G} = \left(Q_{g-H} + Q_{g-L}\right) \times V_{gs} \times f_{SW} \text{ [W]}$$

or

$$P_G = (C_{GS-H} + C_{GS-L}) \times V_{gs}^2 \times f_{SW} \quad [W]$$

Where:

$Q_{g-H}$	is gate charge of high side MOSFET.
$Q_{g-L}$	is gate charge of low side MOSFET.
$C_{GS-H}$	is capacitance between gate and source of high side MOSFET.
$C_{GS-L}$	is capacitance between gate and source of low side MOSFET.
$V_{gs}$	is gate drive voltage.
f <sub>sw</sub>	is switching frequency.

All power loss of the MOSFET

Power loss P of the MOSFET is the value that added all these.

$$P = P_{ON-H} + P_{ON-L} + P_{SW-H} + P_{SW-L} + P_{COSS} + P_D + P_G \quad [W]$$

Where:

$P_{ON-H}$	is high side MOSFET on resistance loss.
$P_{ON-L}$	is low side MOSFET on resistance loss.
$P_{SW-H}$	is high side MOSFET switching loss.
$P_{SW-L}$	is low side MOSFET switching loss.
$P_{COSS}$	is MOSFET output capacitance loss.
$P_D$	is dead time loss.
$P_{G}$	is gate charge loss.

# 5. BOOT1 Capacitor (C<sub>B1</sub>)

C<sub>B1</sub> is a capacitor between BOOT1 and SW1. The voltage between BOOT1 and SW1 will be almost the same as voltage between VREG and GND. Ceramic capacitor with capacity of 0.1 µF is recommended for capacitor C<sub>B1</sub>. Moreover, in order to maintain good temperature characteristics, capacitor with a characteristic of X7R or more is recommended.

#### 6. VREG Capacitor (CREG)

CREG is a capacitor between VREG and internal block. Ceramic capacitor with capacity of 2.2 µF is recommended for the VREG pin.

- Switching Frequency Setting Resistor (R<sub>RT</sub>) R<sub>RT</sub> is a resistor to set switching frequency of BUCK1, BUCK2, BUCK3, and BOOST4. The resistor value is 9.1 kΩ.
- 8. WDT Timeout Setting Resistor ( $R_{RTW}$ )  $R_{RTW}$  is a resistor to set timeout of Watch Dog Timer. The range of  $R_{RTW}$  is from 10 k $\Omega$  to 47 k $\Omega$ . Details for setting  $R_{RTW}$  is describe in page 15.
- Current Detection Resistor of BUCK1 (Rcs) The R<sub>CS</sub> resistor sets the level of the over current protection of BUCK1. The level of the over current protection is decided in an expression below.

 $I_{OCP} = \frac{75mV(Typ)}{R_{CS}} \qquad [A]$ 

Because high current flows in  $R_{CS}$ , the resistor with enough margin must be selected for rating current and allowable power. It is recommended to use resistor of PMR series for current detection resistor.

# 10. Pull-up Resistor for Open Drain Output (R<sub>RST</sub>, R<sub>PG1</sub>, R<sub>PG2</sub>, R<sub>TWO</sub>)

The XRSTOUT, PGOOD1, PGOOD2, and XTWOUT pins are the N-channel open drain output. These pins are used to pull-up resistor to VO1 or to other power supplies. The range of resistor value is 1 k $\Omega$  to 47 k $\Omega$ .

# 11. Selection of Schottky Barrier Diode (SBD) (D<sub>4</sub>)

It is necessary to use Schottky barrier diode to realize high efficiency. Please select suitable Schottky barrier diode considering the following contents enough.

The maximum rating of reverse voltage must have enough margin against maximum output voltage of VO4. In additional, current rating of SBD is necessary for peak forward current  $I_{DPEAK}$ . Peak forward current  $I_{DPEAK}$  is defined by following expression.

$$I_{DPEAK} = \frac{I_{OUT}}{(1 - D_{BOOST})} + \frac{\Delta I_{LBOOST}}{2} = \frac{I_{OUT}}{(1 - D_{BOOST})} + \frac{1}{2} \times \left[\frac{V_{IN}}{L \times f_{SW}} \times \left(1 - \frac{V_{IN}}{V_{OUT}}\right)\right]$$
[A]

Where:

I <sub>OUT</sub>	is output current.
D <sub>BOOST</sub>	is duty cycle of boost converter.
$\Delta I_{LBOOST}$	is inductor ripple current.
$V_{IN}$	is input voltage. (= VO1 voltage)
V <sub>OUT</sub>	is output voltage.

The forward average rectify current is equal to output current  $I_{OUT}$ . The power loss of SBD can be approximated by the following equation.

$$P_{DIODE} = I_{OUT} \times V_F \times \frac{V_{IN}}{V_{OUT}}$$
 [W]

Where:

$$\begin{array}{ll} P_{DIODE} & \text{is power loss of SBD.} \\ I_{OUT} & \text{is output current.} \\ V_F & \text{is forward voltage of SBD.} \\ V_{IN} & \text{is input voltage. (= VO1 voltage)} \\ V_{OUT} & \text{is output voltage.} \end{array}$$

#### 12. Phase Compensation (BUCK1)

High response characteristic can be achieved by setting total gain zero cross frequency  $f_c$  (Gain 0 dB frequency) high. However, give consideration that responsiveness and the stability are in relation of trade-off. Switching regulator application are sampled by switching frequency. In order to sustain gain at switching frequency, zero cross frequency should be set lower than 1/2 to 1/10 of the switching frequency. In general, the characteristics which application design must target are;

150° or less (phase margin 30° or more) phase delay at Gain 1 (0 dB)

Zero cross frequency to be lower than 1/2 to 1/10 of the switching frequency.

To increase the response characteristic, zero cross frequency must be higher.

BUCK1 phase compensation is set by capacitor and resistor between the COMP1 pin and Ground. (BUCK2, BUCK3, and BOOST4 have phase compensation network of built-in COMP pins. No need for adjustment.)

Following values are the recommend value of phase compensation of BUCK1.

R <sub>C1</sub>	33 kΩ
C <sub>C1</sub>	1200 pF

Actual behavior will vary by several factors such as PCB layout, wiring, components, and usage condition (temp). It is necessary to verify the stability and response characteristic on the actual application. For frequency characteristic confirmation, gain phase analyzer or FRA will be used. Measurement method shall be checked with measurement equipment manufacturer.

#### 13. VO3 Output Voltage Setting (BUCK3)

Output of VO3 can be calculated by following equation.

$$V_{03} = 0.8 V(Typ) \times \frac{R_{FB3U} + R_{FB3U}}{R_{FB3L}}$$
 [V]

Output of VO1, VO2 and VO4 are fixed voltage.




Figure 45. FB3 Feedback Circuit

Feedback resistor  $R_{FB3L}$  shall be set to 47 k $\Omega$  or less. Also low  $R_{FB3U}$ +  $R_{FB3L}$  reduces efficiency, therefore set values that current through feedback resistor will be sufficiently lower than output current  $I_{OUT}$ . The resistor recommended for output voltage setting must have high accuracy resistor of less than 1 %. The resistor is connected near this IC, and is located so it is not affected by the noise of the SW1 pin. Also,  $C_{FB3}$  is connected 220 pF to stabilize control system.

 $R_{VO3U}$  and  $R_{VO3L}$  resistor connected to the VO3S pin sets the overvoltage detection level of BUCK3. The reason of separating pin is to protect IC with overvoltage detection from an error which may occur when the FB3 pin shorts GND. The resistor value of  $R_{VO3U}$ ,  $R_{VO3L}$  are the same as  $R_{FB3U}$ ,  $R_{FB3L}$ .

#### 14. Selection of EN1 Resistor

When an alien substance causes short between pins, the EN1 pin may short-circuit with the VCC pin. In this case, the external components may exceed rating. When a countermeasure is necessary for above mentioned cases, insert resistance in the EN pin as shown in the following figure. The resistance value is 400 k $\Omega$  or less.




Figure 46. The EN1 Pin Resistor

# **Operational Notes**

# 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

# 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

# 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition. Except for pins the output and the input of which were designed to go below ground, ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

# 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

# 5. Recommended Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

# 6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

#### 7. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

# 8. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

# 9. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

# **Operational Notes - continued**

#### 10. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 47. Example of Monolithic IC Structure

#### 11. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

#### 12. Thermal Shutdown Circuit(TSD)

This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's maximum junction temperature rating. If however the rating is exceeded for a continued period, the junction temperature (Tj) will rise which will activate the TSD circuit that will turn OFF power output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.

# 13. Over Current Protection Circuit (OCP)

This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.

### 14. Functional Safety

"ISO 26262 Process Compliant to Support ASIL-\*"

A product that has been developed based on an ISO 26262 design process compliant to the ASIL level described in the datasheet.

"Safety Mechanism is Implemented to Support Functional Safety (ASIL-\*)"


A product that has implemented safety mechanism to meet ASIL level requirements described in the datasheet.

"Functional Safety Supportive Automotive Products"


A product that has been developed for automotive use and is capable of supporting safety analysis with regard to the functional safety.

Note: "ASIL-\*" is stands for the ratings of "ASIL-A", "-B", "-C" or "-D" specified by each product's datasheet.


# **Ordering Information**



# **Marking Diagrams**



# **Physical Dimension and Packing Information**



# **Revision History**

Date	Revision	Changes		
05.Mar.2020	001	New Release		

# Notice

#### **Precaution on using ROHM Products**

 If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

JAPAN	USA	EU	CHINA
CLASSII	CLASSI	CLASS II b	CLASSⅢ
CLASSⅣ		CLASSII	

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:

[a] Installation of protection circuits or other protective devices to improve system safety

[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure

- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (Exclude cases where no-clean type fluxes is used. However, recommend sufficiently about the residue.); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse, is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

#### Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

# Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

#### Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

#### **Precaution for Product Label**

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

#### Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

#### Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

#### **Other Precaution**

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

# **General Precaution**

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.