

30 µA (Typ)

0 µA (Typ)

500 mA

±2 %

# For Automotive 20 V Input 500 mA **Adjustable Output LDO Regulators**

## BDL00A5NUF-C BDL00A5EFJ-C

## **General Description**

The BDL00A5NUF-C and BDL00A5EFJ-C is a linear regulator designed as a low current consumption product for power supplies in various automotive applications.

This product is designed for up to 20 V as an absolute maximum voltage and to operate until 500 mA for the output current with low current consumption 30 µA (Typ). The reference voltage accuracy (ADJ pin voltage accuracy) is a very high accuracy (Note 1),  $\pm 2$  %. The output voltage can be adjusted between 1 V and 17 V by an external resistive divider connected to the ADJ pin.

The output shutdown function is integrated in the devices. A logical "HIGH" at the EN Pin turns on the device, and in the other side, the device is controlled to disable by a logical "LOW" input to the EN Pin.

The device features the integrated Over Current Protection to protect the device from a damage caused by a shortcircuiting or an overload. This product also integrates Thermal Shutdown Protection to avoid the damage by overheating.

Furthermore, low ESR ceramic capacitors are sufficiently applicable for the phase compensation.

(Note 1) The tolerance of feedback resistor is not included.


## Features

- AEC-Q100 Qualified (Note 2)
- Functional Safety Supportive Automotive Products
- Output Shutdown Function (EN Function)
- Over Current Protection (OCP)
- Thermal Shutdown Protection (TSD) (Note 2) Grade 1

## **Typical Application Circuit**

Components Externally Connected Capacitor: 1.0  $\mu$ F  $\leq$  C<sub>IN</sub>, 1.0  $\mu$ F  $\leq$  C<sub>OUT</sub> (Note 4) Resistor: 10 k $\Omega \le R_2 \le 200 \text{ k}\Omega^{(Note 5)}$ V<sub>ADJ</sub> (Typ): 0.75 V

$$R_1 = R_2 \left(\frac{V_{OUT}}{V_{ADJ}} - 1\right)$$



#### VSON10FV3030

#### **Key Specifications**

- Wide Temperature Range (Tj): -40 °C to +150 °C 2.9 V to 18 V
- Operating Input Range:
- Current Consumption:
- Shutdown Circuit Current
- Output Current Capability:
- High ADJ Voltage Accuracy:
- Output Voltage: 1 V to 17 V

(Note 3) It does not contain the current of external feedback resistance.

#### **Applications**

- Automotive (Power Train, Body ECU)
- Car Infotainment System, etc.



HTSOP-J8


W (Typ) x D (Typ) x H (Max) 3.0 mm × 3.0 mm × 1.0 mm 4.9 mm × 6.0 mm × 1.0 mm





VSON10FV3030

HTSOP-J8



(Note 4) Electrolytic capacitor, tantalum capacitor and ceramic capacitors can be used. Set capacitor value which do not fall below C<sub>IN</sub> =1.0 µF, C<sub>OUT</sub> = 1.0 µF. These values need to consider the temperature characteristics and DC bias characteristics. (Note 5) The tolerance of feedback resistor is not included in the accuracy of output voltage.


The value of a feedback resistor R2 must be within this range. R1 value is defined by following the formula using the limitation of R1.

OProduct structure : Silicon integrated circuit OThis product has no designed protection against radioactive rays.

# Contents


General Description	
Features	
Key Specifications	
Applications	
Package	1
Typical Application Circuit	
Pin Configurations	3
Pin Descriptions	
Block Diagrams	
Description of Blocks	
Absolute Maximum Ratings	
Thermal Resistance	
Operating Conditions	
Electrical Characteristics	
LDO Function	
Enable Function	
Typical Performance Curves 5 V Output	
Typical Performance Curves 3.3 V Output	
Measurement Circuit for Typical Performance Curves	14 10
Application and Implementation Selection of External Components	
Input Pin Capacitor	
Output Pin Capacitor	
Typical Application	
Surge Voltage Protection for Linear Regulators	
Positive Surge to the Input.	
Negative Surge to the Input	
Reverse Voltage Protection for Linear Regulators	
Protection against Reverse Input/Output Voltage	
Protection against Input Reverse Voltage	22
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor	22 23
Protection against Input Reverse Voltage	22 23 24
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor Power Dissipation	22 23 24 24
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor Power Dissipation VSON10FV3030 HTSOP-J8.	22 23 24 24 24 24
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor Power Dissipation ■VSON10FV3030 ■HTSOP-J8 Thermal Design	22 23 24 24 24 25
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor. Power Dissipation VSON10FV3030 HTSOP-J8. Thermal Design. I/O Equivalence Circuit	
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor. Power Dissipation VSON10FV3030 HTSOP-J8. Thermal Design. I/O Equivalence Circuit Operational Notes	
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor. Power Dissipation VSON10FV3030 HTSOP-J8. Thermal Design. I/O Equivalence Circuit Operational Notes. 1. Reverse Connection of Power Supply.	
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor. Power Dissipation VSON10FV3030 HTSOP-J8. Thermal Design. I/O Equivalence Circuit Operational Notes. 1. Reverse Connection of Power Supply. 2. Power Supply Lines.	
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor Power Dissipation VSON10FV3030 HTSOP-J8. Thermal Design. I/O Equivalence Circuit Operational Notes 1. Reverse Connection of Power Supply 2. Power Supply Lines.	
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor Power Dissipation VSON10FV3030 HTSOP-J8. Thermal Design. I/O Equivalence Circuit Operational Notes 1. Reverse Connection of Power Supply. 2. Power Supply Lines. 3. Ground Voltage.	
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor. Power Dissipation VSON10FV3030 HTSOP-J8. Thermal Design. I/O Equivalence Circuit Operational Notes. 1. Reverse Connection of Power Supply. 2. Power Supply Lines. 3. Ground Voltage. 4. Ground Wiring Pattern.	22 23 24 24 24 25 25 27 27 28 28 28 28 28 28 28 28 28 28 28 28 28
Protection against Input Reverse Voltage	22 23 24 24 24 25 25 27 27 28 28 28 28 28 28 28 28 28 28 28 28 28
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor Power Dissipation	22 23 24 24 24 25 25 27 27 28 28 28 28 28 28 28 28 28 28 28 28 28
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor Power Dissipation	22 23 24 24 24 24 25 25 27 28 28 28 28 28 28 28 28 28 28 28 28 28
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor Power Dissipation	22 23 24 24 24 25 25 27 28 28 28 28 28 28 28 28 28 28 28 28 28
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor Power Dissipation	22 23 24 24 24 24 25 27 27 28 28 28 28 28 28 28 28 28 28 28 28 28
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor Power Dissipation VSON10FV3030 HTSOP-J8. Thermal Design I/O Equivalence Circuit Operational Notes 1. Reverse Connection of Power Supply 2. Power Supply Lines 3. Ground Voltage 4. Ground Wiring Pattern 5. Operating Conditions 6. Inrush Current 7. Thermal Consideration 8. Testing on Application Boards 9. Inter-pin Short and Mounting Errors 10. Unused Input Pins 11. Regarding the Input Pin of the IC 12. Ceramic Capacitor	22 23 24 24 24 24 25 27 27 28 28 28 28 28 28 28 28 28 28 28 28 28
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor Power Dissipation	22 23 24 24 24 24 25 25 27 28 28 28 28 28 28 28 28 28 28 28 28 28
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor Power Dissipation	22 23 24 24 24 24 25 25 27 28 28 28 28 28 28 28 28 28 28 28 28 28
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor Power Dissipation	22 23 24 24 24 24 25 25 27 28 28 28 28 28 28 28 28 28 28 28 28 28
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor Power Dissipation	22 23 24 24 24 24 25 25 27 28 28 28 28 28 28 28 28 28 28 28 28 28
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor. Power Dissipation	22 23 24 24 24 24 25 27 28 28 28 28 28 28 28 28 28 28 28 28 28
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor Power Dissipation	22 23 24 24 24 24 25 27 28 28 28 28 28 28 28 28 28 28 28 28 28
Protection against Input Reverse Voltage	22 23 24 24 24 24 25 27 28 28 28 28 28 28 28 28 28 28 28 28 28
Protection against Input Reverse Voltage Protection against Reverse Output Voltage when Output Connect to an Inductor Power Dissipation	22 23 24 24 24 24 25 27 28 28 28 28 28 28 28 28 28 28 28 28 28

## **Pin Configurations**



BDL00A5NUF-C

#### HTSOP-J8 (TOP VIEW)



## Pin Descriptions

## BDL00A5NUF-C

Pin No.	Pin Name	Function	Descriptions
1, 2	VOUT	Output Voltage Pin	It is necessary to use a capacitor with a capacitance of 1.0 $\mu$ F (Min) or higher between the VOUT pin and the GND pin. The detail of a selection is described in <u>Selection of External Components</u> .
3	ADJ	Adjustment Pin For Output Voltage	Connect an external resistor between the VOUT pin and the ADJ pin and between the ADJ pin and the GND pin to adjust output voltage.
4	GND	Ground	This is ground pin.
5	N.C.	-	This pin is not connected to the chip. (Note 1)
6	EN	Control Output ON / OFF Pin	A logical "HIGH" ( $V_{EN} \ge 2.0 \text{ V}$ ) at the EN pin enables the device and "LOW" ( $V_{EN} \le 0.4 \text{ V}$ ) at the EN pin disables the device.
7	N.C.	-	This pin is not connected to the chip. (Note 1)
8	N.C.	-	This pin is not connected to the chip. (Note 1)
9, 10	VIN	Input Supply Voltage Pin	It is necessary to use a capacitor with a capacitance of 1.0 $\mu$ F (Min) or higher between the VIN pin and the GND pin. The detail of a selection is described in <u>Selection of External Components</u> . If the inductance of power supply line is high, adjust input capacitor value.
EXP-PAD	EXP-PAD	Heat Dissipation	It is recommended to connect EXP-PAD on the back side to external ground pattern in order to make heat dissipation better.


## BDL00A5EFJ-C

DEGOAJEI J-C			
Pin No.	Pin Name	Function	Descriptions
1	VOUT	Output Voltage Pin	It is necessary to use a capacitor with a capacitance of 1.0 $\mu$ F (Min) or higher between the VOUT pin and the GND pin. The detail of a selection is described in <u>Selection of External Components.</u>
2	ADJ	Adjustment Pin For Output Voltage	Connect an external resistor between the VOUT pin and the ADJ pin and between the ADJ pin and the GND pin to adjust output voltage.
3	GND	Ground	This is ground pin.
4	N.C.	-	This pin is not connected to the chip. (Note 1)
5	EN	Control Output ON / OFF Pin	A logical "HIGH" ( $V_{EN} \ge 2.0 \text{ V}$ ) at the EN pin enables the device and "LOW" ( $V_{EN} \le 0.4 \text{ V}$ ) at the EN pin disables the device.
6	N.C.	-	This pin is not connected to the chip. (Note 1)
7	N.C.	-	This pin is not connected to the chip. (Note 1)
8	VIN	Input Supply Voltage Pin	It is necessary to use a capacitor with a capacitance of 1.0 $\mu$ F (Min) or higher between the VIN pin and the GND pin. The detail of a selection is described in <u>Selection of External Components</u> . If the inductance of power supply line is high, adjust input capacitor value.
EXP-PAD	EXP-PAD	Heat Dissipation	It is recommended to connect EXP-PAD on the back side to external ground pattern in order to make heat dissipation better.


(Note 1) The N.C. pin can be either left floated or for connect to GND.

## Block Diagrams

## VSON10FV3030



## **HTSOP-J8**



## **Description of Blocks**

Block Name	Function	Description of Blocks
EN	Control Output ON / OFF	A logical "HIGH" ( $V_{EN} \ge 2.0 \text{ V}$ ) at the EN Pin enables the device and "LOW" ( $V_{EN} \le 0.4 \text{ V}$ ) at the EN Pin disables the device.
PREREG	Internal Power Supply	Power supply for internal circuit.
TSD	Thermal Shutdown Protection	In case maximum power dissipation is exceeded or the ambient temperature is higher than the Maximum Junction Temperature, overheating causes the chip temperature (Tj) to rise. The TSD protection circuit detects this and forces the output to turn off in order to protect the device from overheating. (Typ: 175 °C) When the junction temperature decreases to low, the output turns on automatically.
VREF	Internal Reference Voltage	Generate the reference voltage.
AMP	Error Amplifier	Compares the ADJ voltage with the reference voltage and controls the output power transistor via the DRIVER.
DRIVER	Output MOSFET Driver	Drive the output MOSFET
OCP	Over Current Protection	If the output current increases higher than the maximum output current, it is limited by Over Current Protection in order to protect the device from a damage caused by an over current. (Typ: 800 mA) While this block is operating, the output voltage may decrease because the output current is limited. If an abnormal state is removed and the output current value returns to normal, the output voltage also returns to normal state.
DISCHARGE	Output Discharge Function	Output pin is discharged by the internal resistance when EN = LOW input or TSD is detected.

## **Absolute Maximum Ratings**

Parameter	Symbol	Ratings	Unit
Input Voltage <sup>(Note 1)</sup>	VIN	-0.3 to +20	V
EN Pin Voltage (Note 2)	VEN	-0.3 to +20	V
VOUT Pin Voltage	Vout	-0.3 to +20 (≤ V <sub>IN</sub> + 0.3)	V
ADJ Pin Voltage	Vadj	-0.3 to +7	V
Junction Temperature Range	Tj	-40 to +150	°C
Storage Temperature Range	Tstg	-55 to +150	°C
Maximum Junction Temperature	Tjmax	150	°C
ESD Withstand Voltage (HBM) (Note 3)	Vesd_hbm	±2000	V
ESD Withstand Voltage (CDM) (Note 4)	Vesd_cdm	±750	V

Caution 1: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Caution 2: Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, design a PCB with thermal resistance and power dissipation taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating. (Note 1) Do not exceed Tjmax.

(*Note 3*) The start-up orders of input voltage (V<sub>IN</sub>) and the V<sub>EN</sub> do not influence if the voltage is within the operation power supply voltage range. (*Note 3*) ESD susceptibility Human Body Model "HBM"; base on ANSI/ESDA/JEDEC JS001 (1.5 kΩ, 100 pF). (*Note 4*) ESD susceptibility Charged Device Model "CDM"; base on AEC-Q100-011.

## **Thermal Resistance**

Parameter	Symbol	Thermal Resist	Linit			
Parameter	Symbol	1s (Note 3)	2s2p (Note 4)	Unit		
VSON10FV3030						
Junction to Ambient	θ <sub>JA</sub>	168.2	46.9	°C/W		
Junction to Top Characterization Parameter (Note 2)	$\Psi_{JT}$	20	9	°C/W		
HTSOP-J8						
Junction to Ambient	θ <sub>JA</sub>	139.0	35.6	°C/W		
Junction to Top Characterization Parameter (Note 2)	$\Psi_{JT}$	18	7	°C/W		

(Note 1) Based on JESD51-2A (Still-Air). Using BDL00A5NUF-C, BDL00A5EFJ-C chip.

(Note 2) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

(Note 3) Using a PCB board based on JESD51-3. (Note 4) Using a PCB board based on JESD51-5, 7.

Layer Number of Measurement Board	Material	Board Size				
Single	FR-4	114.3 mm x 76.2 mm	x 1.57 mmt			
Тор						
Copper Pattern	Thickness					
Footprints and Traces	70 µm					
Layer Number of Measurement Board	Material	Board Size	Thermal Pitch		<sup>te 5)</sup> iameter	
4 Layers	FR-4	114.3 mm x 76.2 mm x 1.6 mmt		1.20 mm	Ф(	0.30 mm
Тор		2 Internal Lay	Bott	om		
Copper Pattern	Thickness	Copper Pattern Thickness		Copper Patter	'n	Thickness
Footprints and Traces	70 µm	74.2 mm x 74.2 mm	74.2 mm x 74.2	mm	70 µm	

(Note 5) This thermal via connects with the copper pattern of layers 1,2, and 4. The placement and dimensions obey a land pattern.

## Operating Conditions (-40 °C $\leq$ Tj $\leq$ +150 °C)

Parameter	Symbol	Min	Max	Unit
Input Voltage <sup>(Note 1)</sup>	Vin	V <sub>OUT</sub> (Max) + ΔVd (Max)	18	V
Start-up Voltage <sup>(Note 2)</sup>	VIN Start-Up	2.4	-	V
Output Voltage	Vout	1	17	V
EN Pin Voltage	V <sub>EN</sub>	0	18	V
Output Current	Іоит	0	500	mA
Feedback Resistor ADJ vs GND	R <sub>2</sub>	10	200	kΩ
Input Capacitor <sup>(Note 3)</sup> (Note 4)	CIN	1	-	μF
Output Capacitor <sup>(Note 4)</sup>	Соит	1	100	μF
Output Capacitor Equivalent Series Resistance	ESR(C <sub>OUT</sub> )	-	5	Ω
Operating Temperature	Та	-40	+125	°C

(Note 1) Minimum Input Voltage must be 2.9 V or more.

Consider that the output voltage would be dropped (Dropout voltage  $\Delta Vd$ ) by the output current. (*Note 2*) In case of V<sub>OUT</sub> setting 2.4 V or less, V<sub>OUT</sub> (Min) = 90 % × V<sub>OUT</sub> (Typ) with V<sub>IN</sub> = 2.4 V, I<sub>OUT</sub> = 0 mA. (*Note 3*) If the inductance of power supply line is high, adjust input capacitor value.

(Note 4) Set capacitor value which do not fall below the minimum value. This value needs to consider the temperature characteristics and DC bias characteristics.

## **Electrical Characteristics**

## LDO Function

Unless otherwise specified, Tj = -40 °C to +150 °C,  $V_{IN} = V_{OUT} + 1.0 V$  (Note 1),  $V_{EN} = 5 V$ ,  $I_{OUT} = 0 mA$ ,  $C_{IN} = 2.2 \mu$ F,  $C_{OUT} = 2.2 \mu$ F Vout setting = 5 V,  $R_1 = 255 k\Omega$  (180 k $\Omega$  + 75k $\Omega$ ),  $R_2 = 45 k\Omega$  (30 k $\Omega$  + 15 k $\Omega$ )

Typical values are defined at Tj = 25 °C,  $V_{IN}$  = 6 V

Parameter	Symbol		Limits		Unit	Conditions
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Chutdaura Currant		-	0	1		V <sub>EN</sub> = 0 V, Tj = 25 °C
Shutdown Current	Ізнит	-	0	5	μA	V <sub>EN</sub> = 0 V, Tj ≤ 125 °C
			30	45		Tj = 25 °C
Current Consumption <sup>(Note 2)</sup>	1	-	30	45	μA	V <sub>IN</sub> = 6 V, I <sub>OUT</sub> = 0 mA
	lcc		35	65	μΑ	Tj ≤ 125 °C
		-	- 55	05		V <sub>IN</sub> = 6 V, I <sub>OUT</sub> = 0 mA
						$V_{OUT}$ + 1.0 V $\leq$ $V_{IN} \leq$ 18 V
Reference Voltage	VADJ	0.735	0.750	0.765	V	(V <sub>IN</sub> ≥ 2.9 V)
						$0.1 \text{ mA} \le I_{OUT} \le 500 \text{ mA}$
	ΔVd					V <sub>OUT</sub> = 5 V
		-	0.28	-	- V	V <sub>IN</sub> = 4.75 V (V <sub>OUT</sub> × 0.95)
Dropout Voltage						Ι <sub>ΟUT</sub> = 500 mA
Diopour voltage			-	0.60		V <sub>OUT</sub> = 2.9 V to 17 V
		-				$V_{IN} = V_{OUT} \times 0.95$
						Ι <sub>ΟUT</sub> = 500 mA
Ripple Rejection	R.R.	_	65	_	dB	f = 1 kHz, V <sub>Ripple</sub> = 0.1 Vrms
	1.1.		00		uD	I <sub>OUT</sub> = 100 mA, V <sub>IN</sub> = 6 V
Line Regulation	Reg.I	-	0.08	0.20	%	$V_{OUT}$ + 1.0 V $\leq$ V <sub>IN</sub> $\leq$ 18 V <sup>(Note 3)</sup>
Load Regulation	Reg.L	-	0.3	0.8	%	0.1 mA ≤ I <sub>OUT</sub> ≤ 500 mA
Output Short Current	IOUT(SHORT)	-	150	400	mA	$V_{OUT} + 1.0 \text{ V} \leq V_{IN} \leq 18 \text{ V}^{(Note 3)}$ $V_{OUT} = 0 \text{ V}$
ADJ Input Current <sup>(Note 4)</sup>	ladj	-	-	100	nA	V <sub>ADJ</sub> = 1 V
Thermal Shutdown Temperature	Tj <sub>(TSD)</sub>	151	175	-	°C	-

(*Note 1*)  $V_{OUT} \le 1.9 \text{ V}, V_{IN} = 2.9 \text{ V}$ 

(Note 2) It does not contain the current of  $R_1$  and  $R_2$ .

(*Note 3*)  $V_{OUT} \le 1.9 \text{ V}, 2.9 \text{ V} \le V_{IN} \le 18 \text{ V}$ 

(Note 4) Not all devices are measured for shipment

## **Enable Function**

Unless otherwise specified, Tj = -40 °C to +150 °C,  $V_{IN} = V_{OUT} + 1.0 V$  (Note 1),  $V_{EN} = 5 V$ ,  $I_{OUT} = 0 mA$ ,  $C_{IN} = 2.2 \mu$ F,  $C_{OUT} = 2.2 \mu$ F

 $V_{OUT}$  setting = 5 V,  $R_1$  = 255 k $\Omega$  (180 k $\Omega$  + 75k $\Omega$ ),  $R_2$  = 45 k $\Omega$  (30 k $\Omega$  + 15 k $\Omega$ ) Typical values are defined at Tj = 25 °C,  $V_{IN}$  = 6 V

Parameter	Symbol	Limits			Unit	Quera di ti una di
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
EN ON mode Voltage	VENH	2	-	18	V	-
EN OFF mode Voltage	VENL	0	-	0.4	V	-
EN Bias Current	I <sub>EN</sub>	-	1.7	5.0	μA	-

## **Typical Performance Curves 5 V Output**




Figure 1. Circuit Consumption vs Input Voltage (5 V Output)




Figure 2. Circuit Consumption vs Junction Temperature (5 V Output)




Figure 3. Ground Current vs Output Current (5 V Output)




Figure 4. Output Voltage vs Junction Temperature (5V Output)




Figure 5. Dropout Voltage vs Output Current (5 V Output, V<sub>IN</sub> = 4.75 V)




Figure 6. Ripple Rejection vs Frequency (5 V Output,  $V_{Ripple}$  = 0.1 Vrms,  $I_{OUT}$  = 100 mA)








Figure 7. Output Voltage vs Input Voltage (5 V Output)












Figure 10. Output Voltage vs Output Current (5 V Output)




Figure 11. Output Voltage vs Output Current (5 V Output, Over Current Protection)




Figure 12. Shutdown Current vs. Junction Temperature (5 V Output)




Figure 13. Reference Voltage vs Junction Temperature




Figure 14. Shutdown Current vs Input Voltage ( $V_{EN}$  = 0 V)




Figure 15. Output Voltage vs EN Input Voltage




Figure 16. EN Input Voltage vs Junction Temperature




Figure 17. EN Bias Current vs EN Input Voltage




Figure 18. EN Bias Current vs Junction Temperature




Figure 19. VOUT Discharge Current vs VOUT Input Voltage ( $V_{EN}$  = 0 V)




Figure 20. EN Startup Waveform (5 V Output,  $I_{OUT}$  = 1 mA, Tj = +25 °C)




Figure 22. Load Transient 0.1 mA to 100 mA (5 V Output, Tj = +25 °C)




Figure 21. EN Shutdown Waveform (5 V Output,  $I_{OUT}$  = 1 mA, Tj = +25°C)




Figure 23. Load Transient 0.1 mA to 500 mA (5 V Output, Tj = +25 °C)

## **Typical Performance Curves 3.3 V Output**




Figure 24. Circuit Consumption vs Input Voltage (3.3 V Output)




Figure 25. Circuit Consumption vs Junction Temperature (3.3 V Output)




Figure 26. Ground Current vs Output Current (3.3 V Output)




Figure 27. Output Voltage vs Junction Temperature (3.3 V Output)

Unless otherwise specified, Tj = -40 °C to +150 °C, V<sub>IN</sub> = 4.3 V, V<sub>EN</sub> = 5 V, I<sub>OUT</sub> = 0 mA, C<sub>IN</sub> = 2.2  $\mu$ F, C<sub>OUT</sub> = 2.2  $\mu$ F, C<sub>OUT</sub> = 2.2  $\mu$ F R<sub>1</sub> = 255 k $\Omega$  (180 k $\Omega$  + 75k $\Omega$ ), R<sub>2</sub> = 75 k $\Omega$ 




Figure 28. Dropout Voltage vs Output Current  $(3.3 \text{ V Output}, \text{V}_{\text{IN}} = 3.135 \text{ V})$ 




Figure 29. Ripple Rejection vs Frequency (3.3 V Output,  $V_{Ripple}$  = 0.1 Vrms,  $I_{OUT}$  = 100 mA)






Figure 30. Output Voltage vs Input Voltage (3.3 V Output)





Unless otherwise specified, Tj = -40 °C to +150 °C, V<sub>IN</sub> = 4.3 V, V<sub>EN</sub> = 5 V, I<sub>OUT</sub> = 0 mA, C<sub>IN</sub> = 2.2  $\mu$ F, C<sub>OUT</sub> = 2.2  $\mu$ F R<sub>1</sub> = 255 k $\Omega$  (180 k $\Omega$  + 75k $\Omega$ ), R<sub>2</sub> = 75 k $\Omega$ 




Figure 32. Output Voltage vs Input Voltage magnification of Figure 30 at narrow range output voltage (3.3 V Output)




Figure 33. Output Voltage vs Output Current (3.3 V Output)




Figure 34. Output Voltage vs Output Current (3.3 V Output)




Figure 35. VOUT Discharge Current vs VOUT Input Voltage  $(V_{EN} = 0 V)$ 

Unless otherwise specified, Tj = -40 °C to +150 °C, V<sub>IN</sub> = 4.3 V, V<sub>EN</sub> = 5 V, I<sub>OUT</sub> = 0 mA, C<sub>IN</sub> = 2.2  $\mu$ F, C<sub>OUT</sub> = 2.2  $\mu$ F, C<sub>OUT</sub> = 2.2  $\mu$ F R<sub>1</sub> = 255 k $\Omega$  (180 k $\Omega$  + 75k $\Omega$ ), R<sub>2</sub> = 75 k $\Omega$ 






Figure 36. EN Startup Waveform (3.3 V Output, I<sub>OUT</sub> = 1 mA, Tj = +25°C)








Figure 37. EN Shutdown Waveform (3.3 V Output,  $I_{OUT} = 1 \text{ mA}$ , Tj = +25°C)





Figure 39. Load Transient 0.1 mA to 500 mA (3.3 V Output, Tj = +25°C)

## Measurement Circuit for Typical Performance Curves



## **Application and Implementation**

**Notice:** The following information is given as a reference or hint for the application and the implementation. Therefore, it does not guarantee its operation on the specific function, accuracy or external components in the application. In the application, it shall be designed with sufficient margin by enough understanding about characteristics of the external components, e.g. capacitor, and also by appropriate verification in the actual operating conditions.

#### Selection of External Components

#### **Input Pin Capacitor**

If the battery is placed far from the regulator or the impedance of the input-side is high, higher capacitance is required for the input capacitor in order to prevent the voltage-drop at the input line. The input capacitor and its capacitance should be selected depending on the line impedance which is between the input pin and the smoothing filter circuit of the power supply. At this time, the capacitance value setting is different each application. Generally, the capacitor with capacitance value of  $1.0 \ \mu\text{F}$  (Min) with good high frequency characteristic is recommended for this regulator.

In addition, the consideration should be taken as the output pin capacitor, to prevent an influence to the regulator's characteristic from the deviation or the variation of the external capacitor's characteristic. All output capacitors mentioned above are recommended to have a good DC bias characteristic and a temperature characteristic (approximately ±15 %, e.g. X7R, X8R) with being satisfied high absolute maximum voltage rating based on EIA standard. These capacitors should be placed close to the input pin and mounted on the same board side of the regulator not to be influenced by implement impedance.

#### **Output Pin Capacitor**

The output capacitor is mandatory for the regulator in order to realize stable operation. The output capacitor with capacitance value  $\geq 1.0 \ \mu\text{F}$  (Min) and ESR up to 5  $\Omega$  (Max) must be required between the output pin and the GND pin. A proper selection of appropriate both the capacitance value and ESR for the output capacitor can improve the transient behavior of the regulator and can also keep the stability with better regulation loop. The correlation of the output capacitance value and ESR is shown in the graph on the next page as the output capacitor's capacitance value and the stability region for ESR. As described in this graph, this regulator is designed to be stable with ceramic capacitors as of MLCC, with the capacitance value from 1.0  $\mu$ F (Min) to 100  $\mu$ F (Max) and with ESR value within almost 0  $\Omega$  to 5  $\Omega$ . The frequency range of ESR can be generally considered as within about 10 kHz to 100 kHz.

Note that the provided the stable area of the capacitance value and ESR in the graph is obtained under a specific set of conditions which is based on the measurement result in single IC on our board with a resistive load. In the actual environment, the stability is affected by wire impedance on the board, input power supply impedance and also loads impedance. Therefore, note that a careful evaluation of the actual application, the actual usage environment and the actual conditions should be done to confirm the actual stability of the system.

Generally, in the transient event which is caused by the input voltage fluctuation or the load fluctuation beyond the gain bandwidth of the regulation loop, the transient response ability of the regulator depends on the capacitance value of the output capacitor. Basically the capacitance value of  $\geq 1.0 \ \mu\text{F}$  (Min) for the output capacitor is recommended as shown in the table on <u>Output Capacitance Court, ESR Available Area</u>. Using bigger capacitance value can be expected to improve better the transient response ability in a high frequency. Various types of capacitors can be used for the output capacitor with high capacity which includes electrolytic capacitor, electro-conductive polymer capacitor and tantalum capacitor. Noted that, depending on the type of capacitors, its characteristics such as ESR ( $\leq 5 \Omega$ ) absolute value range, a temperature dependency of capacitor with large ESR ( $> 5 \Omega$ ), note that ceramic capacitor with 1.0  $\mu$ F (Min) or higher must be connected in parallel to keep stability. In this case, the total capacitance should be less than 100  $\mu$ F (Max).

In addition, the same consideration should be taken as the input pin capacitor, to prevent an influence to the regulator's characteristic from the deviation or the variation of the external capacitor's characteristic. All output capacitors mentioned above are recommended to have a good DC bias characteristic and a temperature characteristic (approximately ±15 %, e.g. X7R, X8R) with being satisfied high absolute maximum voltage rating based on EIA standard. These capacitors should be placed close to the output pin and mounted on the same board side of the regulator not to be influenced by implement impedance.

## **Output Pin Capacitor - continued**




Figure 40. Output Capacitance C<sub>OUT</sub>, ESR Available Area (-40 °C ≤ Tj ≤ +150 °C, 2.9 V ≤ V<sub>IN</sub> ≤ 18 V, V<sub>EN</sub> = 5 V, I<sub>OUT</sub> = 0 mA to 500 mA)

## **Typical Application**

Parameter	Symbol	Reference Value for Application
Output Current Range	I <sub>OUT</sub>	I <sub>OUT</sub> ≤ 500 mA
Output Capacitor	Соит	2.2 μF
Input Voltage	Vin	V <sub>OUT</sub> + 1.0 V
Input Capacitor (Note 1)	CIN	2.2 μF

(Note 1) If the inductance of power supply line is high, adjust input capacitor value. To avoid any malfunctions by input voltage drop of power supply line, consider to adjust the impedance of power supply line to small as much as possible.


## **Application and Implementation - continued**

#### **Surge Voltage Protection for Linear Regulators**

The following shows some helpful tips to protect ICs from possible inputting surge voltage which exceeds absolute maximum ratings.

#### Positive Surge to the Input

If there is any potential risk that positive surges higher than absolute maximum ratings, (e.g.) 20 V, is applied to the input, a Zener Diode should be inserted between the VIN pin and the GND to protect the device as shown in Figure 41.





#### Negative Surge to the Input

If there is any potential risk that negative surges below the absolute maximum ratings, (e.g.) -0.3 V, is applied to the input, a schottky Diode should be inserted between the VIN and the GND to protect the device as shown in Figure 42.




Figure 42. Surges Lower than -0.3 V is Applied to the Input

#### **Reverse Voltage Protection for Linear Regulators**

A linear regulator which is one of the integrated circuit (IC) operates normally in the condition that the input voltage is higher than the output voltage. However, it is possible to happen the abnormal situation in specific conditions which is the output voltage becomes higher than the input voltage. A reverse polarity connection between the input and the output might be occurred or a certain inductor component can also cause a polarity reverse conditions. If the countermeasure is not implemented, it may cause damage to the IC. The following shows some helpful tips to protect ICs from the reverse voltage occasion.

## Protection against Reverse Input/Output Voltage

In the case that MOSFET is used for the pass transistor, a parasitic body diode between the drain-source generally exists. If the output voltage becomes higher than the input voltage and if its voltage difference exceeds  $V_F$  of the body diode, a reverse current flows from the output to the input through the body diode as shown in Figure 43. The current flows in the parasitic body diode is not limited in the protection circuit because it is the parasitic element, therefore too much reverse current may cause damage to degrade or destroy the semiconductor elements of the regulator.




Figure 43. Reverse Current Path in a MOS Linear Regulator

#### Protection against Reverse Input/Output Voltage - continued

An effective solution for this problem is to implement an external bypass diode in order to prevent the reverse current flow inside the IC as shown in Figure 44. Especially in applications where the output voltage setting is high and a large output capacitor is connected, be sure to consider countermeasures for large reverse current values. Note that the bypass diode must be turned on prior to the internal body diode of the IC. This external bypass diode should be chosen as being lower forward voltage V<sub>F</sub> than the internal body diode. It should to be selected a diode which has a rated reverse voltage greater than the IC's input maximum voltage and also which has a rated forward current greater than the anticipated reverse current in the actual application.




Figure 44. Bypass Diode for Reverse Current Diversion

A schottky barrier diode which has a characteristic of low forward voltage (V<sub>F</sub>) can meet to the requirement for the external diode to protect the IC from the reverse current. However, it also has a characteristic that the leakage (I<sub>R</sub>) caused by the reverse voltage is bigger than other diodes. Therefore, it should be taken into the consideration to choose it because if I<sub>R</sub> is large, it may cause increase of the current consumption, or raise of the output voltage in the light-load current condition. I<sub>R</sub> characteristic of schottky diode has positive temperature characteristic, which the details shall be checked with the datasheet of the products, and the careful confirmation of behavior in the actual application is mandatory.

Even in the condition when the input/output voltage is inverted, if the VIN pin is open as shown in Figure 45, or if the VIN pin becomes high-impedance condition as designed in the system, it cannot damage or degrade the parasitic element. It's because a reverse current via the pass transistor becomes extremely low. In this case, therefore, the protection external diode is not necessary.





Figure45. Open VIN

#### Protection against Input Reverse Voltage

When the input of the IC is connected to the power supply, accidentally if plus and minus are routed in reverse, or if there is a possibility that the input may become lower than the GND pin, it may cause to destroy the IC because a large current passes via the internal electrostatic breakdown prevention diode between the VIN pin and the GND pin inside the IC as shown in Figure 46.

The simplest solution to avoid this problem is to connect a schottky barrier diode or a rectifier diode in series to the power supply line as shown in Figure 47. However, it increases a power loss calculated as  $V_F x I_{CC}$ , and it also causes the voltage drop by a forward voltage  $V_F$  at the supply voltage while normal operation.

Generally, since the schottky barrier diode has lower  $V_F$ , so it contributes to rather smaller power loss than rectifier diodes. If IC has load currents, the required input current to the IC is also bigger. In this case, this external diode generates heat more, therefore select a diode with enough margin in power dissipation. On the other hand, a reverse current passes this diode in the reverse connection condition, however, it is negligible because its small amount.






Figure46. Current Path in Reverse Input Connection

Figure 47. Protection against Reverse Polarity 1

#### Protection against Input Reverse Voltage - continued

Figure 48 shows a circuit in which a P-channel MOSFET is connected in series to the power. The body diode (parasitic element) is located in the drain-source junction area of the MOSFET. The drop voltage in a forward connection is calculated from the on state resistance of the MOSFET and the output current I<sub>0</sub>. It is smaller than the drop voltage by the diode as shown in Figure 48 and results in less of a power loss. No current flows in a reverse connection where the MOSFET remains off in Figure 48.

If the gate-source voltage exceeds maximum rating of MOSFET gate-source junction with derating curve in consideration, reduce the gate-source junction voltage by connecting resistor voltage divider as shown in Figure 49.






Figure 48. Protection against Reverse Polarity 2





#### Protection against Reverse Output Voltage when Output Connect to an Inductor

If the output load is inductive, electrical energy accumulated in the inductive load is released to the ground at the moment that the output voltage is turned off. IC integrates ESD protection diodes between the IC output and ground pins. A large current may flow in such condition finally resulting on destruction of the IC. To prevent this situation, connect a schottky barrier diode in parallel to the integrated diodes as shown in Figure 50.

Further, if a long wire is in use for the connection between the output pin of the IC and the load, confirm that the negative voltage is not generated at the VOUT pin when the output voltage is turned off by observation of the waveform on an oscilloscope, since it is possible that the load becomes inductive. An additional diode is required for a motor load that is affected by its counter electromotive force, as it produces an electrical current in a similar way.




Figure 50. Current Path in Inductive Load (Output: Off)

## **Power Dissipation**

■VSON10FV3030




Figure 51. Power Dissipation Graph (VSON10FV3030)






Figure 52. Power Dissipation Graph (HTSOP-J8)

(1) : 1-layer PCB (Copper foil area on the reverse side of PCB: 0 mm x 0 mm) Board material: FR-4 Board size: 114.3 mm x 76.2 mm x 1.57 mmt Top copper foil: ROHM recommended footprint + wiring to measure, 70 μm. copper.

(2): 4-layer PCB
(Copper foil area on the reverse side of PCB: 74.2 mm x 74.2 mm) Board material: FR-4
Board size: 114.3 mm x 76.2 mm x 1.60 mmt Top copper foil: ROHM recommended footprint
+ wiring to measure, 70 μm. copper.
2 inner layers copper foil area of PCB: 74.2 mm x 74.2 mm, 35 μm. copper.
Copper foil area on the reverse side of PCB: 74.2 mm x 74.2 mm, 70 μm. copper.

 $\begin{array}{l} \mbox{Condition (1) : } \theta_{JA} = 168.2 \ ^{\circ}\mbox{C/W}, \ \Psi_{JT} \ (\mbox{top center}) = 20 \ ^{\circ}\mbox{C/W} \\ \mbox{Condition (2) : } \theta_{JA} = 46.9 \ ^{\circ}\mbox{C/W}, \ \Psi_{JT} \ (\mbox{top center}) = 9 \ ^{\circ}\mbox{C/W} \end{array}$ 

(1): 1-layer PCB
(Copper foil area on the reverse side of PCB: 0 mm x 0 mm)
Board material: FR-4
Board size: 114.3 mm x 76.2 mm x 1.57 mmt
Top copper foil: ROHM recommended footprint
+ wiring to measure, 70 µm. copper.

(2) : 4-layer PCB (Copper foil area on the reverse side of PCB: 74.2 mm x 74.2 mm) Board material: FR-4 Board size: 114.3 mm x 76.2 mm x 1.60 mmt Top copper foil: ROHM recommended footprint + wiring to measure, 70  $\mu$ m. copper. 2 inner layers copper foil area of PCB: 74.2 mm x 74.2 mm, 35  $\mu$ m. copper. Copper foil area on the reverse side of PCB: 74.2 mm x 74.2 mm, 70  $\mu$ m. copper. Condition (1) :  $\theta_{JA}$  = 139.0 °C/W,  $\Psi_{JT}$  (top center) = 18 °C/W Condition (2) :  $\theta_{JA}$  = 35.6 °C/W,  $\Psi_{JT}$  (top center) = 7 °C/W

## **Thermal Design**

This product exposes a frame on the back side of the package for thermal efficiency improvement. The power consumption of the IC is decided by the dropout voltage condition, the load current and the current consumption. Refer to power dissipation curves illustrated in Figure 51 and Figure 52 when using the IC in an environment of Ta  $\geq$  25 °C. Even if the ambient temperature Ta is at 25 °C, chip junction temperature (Tj) can be very high depending on the input voltage and the load current. Consider the design to be Tj  $\leq$  Tjmax = 150 °C in whole operating temperature range.

Should by any condition the maximum junction temperature Tjmax = 150 °C rating be exceeded by the temperature increase of the chip, it may result in deterioration of the properties of the chip. The thermal impedance in this specification is based on recommended PCB and measurement condition by JEDEC standard. Therefore, need to be careful because it might be different from the actual use condition. Verify the application and allow sufficient margins in the thermal design by the following method to calculate the junction temperature Tj. Tj can be calculated by either of the two following methods.

1. The following method is used to calculate the junction temperature Tj with ambient temperature Ta.

$$Tj = Ta + P_C \times \theta_{IA}$$
 [°C]

Where:

- *Tj* is the Junction Temperature
- *Ta* is the Ambient Temperature
- $P_{\mathcal{C}}$  is the Power Consumption
- $\theta_{IA}$  is the Thermal Resistance (Junction to Ambient)

2. The following method is also used to calculate the junction temperature Tj with top center of case's (mold) temperature TT.

$$Tj = T_T + P_C \times \Psi_{JT}$$
 [°C]

Where:

- Tj is the Junction Temperature
- $T_T$  is the Top Center of Case's (mold) Temperature
- $P_{\mathcal{C}}$  is the Power consumption

 $\Psi_{JT}$  is the Thermal Resistance (Junction to Top Center of Case)

3. The following method is used to calculate the power consumption Pc (W).

$$Pc = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{CC}$$
 [W]

Where:

 $P_{\mathcal{C}}$  is the Power Consumption

 $V_{IN}$  is the Input Voltage

*Vour* is the Output Voltage

*Iour* is the Load Current

*I*<sub>CC</sub> is the Current Consumption

## Thermal Design – continued

## Calculation Example (VSON10FV3030)

If  $V_{IN} = 6.0 \text{ V}$ ,  $V_{OUT} = 5.0 \text{ V}$ ,  $I_{OUT} = 250 \text{ mA}$ ,  $I_{CC} = 104 \mu \text{A}$  (the Current Consumption at  $I_{OUT} = 250 \text{ mA}$ ), the power consumption Pc can be calculated as follows:

$$P_C = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{CC} = (6.0 V - 5.0 V) \times 250 mA + 6.0 V \times 104 \mu A = 0.25 W$$

At the maximum ambient temperature Tamax = 85 °C, the thermal impedance (Junction to Ambient)  $\theta_{JA}$  = 46.9 °C/W (4-layer PCB)

$$Tj = Tamax + P_C \times \theta_{JA} = 85 °C + 0.25 W \times 46.9 °C/W = 96.7 °C$$

When operating the IC, the top center of case's (mold) temperature  $T_T = 100$  °C,  $\Psi_{JT} = 20$  °C/W (1-layer PCB)

$$Tj = T_T + P_C \times \Psi_{JT} = 100 \,^{\circ}C + 0.25 \, W \times 20 \,^{\circ}C/W = 105.0 \,^{\circ}C$$

If it is difficult to ensure the margin by the calculations above, it is recommended to expand the copper foil area of the board, increasing the layer and thermal via between thermal land pad for optimum thermal performance.

#### Calculation Example (HTSOP-J8)

If  $V_{IN} = 6.0 \text{ V}$ ,  $V_{OUT} = 5.0 \text{ V}$ ,  $I_{OUT} = 250 \text{ mA}$ ,  $I_{CC} = 104 \mu \text{A}$  (the Current Consumption at  $I_{OUT} = 250 \text{ mA}$ ), the power consumption Pc can be calculated as follows:

$$P_C = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{CC} = (6.0 V - 5.0 V) \times 250 mA + 6.0 V \times 104 \mu A = 0.25 W$$

At the maximum ambient temperature Tamax = 85 °C, the thermal impedance (Junction to Ambient)  $\theta_{JA}$  = 35.6 °C/W (4-layer PCB)


 $Tj = Tamax + P_C \times \theta_{JA}$  $= 85 \,^{\circ}C + 0.25 \, W \times 35.6 \,^{\circ}C/W$  $= 93.9 \,^{\circ}C$ 

When operating the IC, the top center of case's (mold) temperature  $T_T = 100$  °C,  $\Psi_{JT} = 18$  °C/W (1-layer PCB)

$$Tj = T_T + P_C \times \Psi_{JT} = 100 \,^{\circ}C + 0.25 \, W \times 18 \,^{\circ}C/W = 104.5 \,^{\circ}C$$

If it is difficult to ensure the margin by the calculations above, it is recommended to expand the copper foil area of the board, increasing the layer and thermal via between thermal land pad for optimum thermal performance.

## I/O Equivalence Circuit



(Note 1) Resistance value is Typical.

## **Operational Notes**

## 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

## 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

## 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

## 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

## 5. Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

## 6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

## 7. Thermal Consideration

The power dissipation under actual operating conditions should be taken into consideration and a sufficient margin should be allowed in the thermal design. On the reverse side of the package this product has an exposed heat pad for improving the heat dissipation. The amount of heat generation depends on the voltage difference between the input and output, load current, and bias current. Therefore, when actually using the chip, ensure that the generated heat does not exceed the Pd rating. If Junction temperature is over Tjmax (=150 °C), IC characteristics may be worse due to rising chip temperature. Heat resistance in specification is measurement under PCB condition and environment recommended in JEDEC. Ensure that heat resistance in specification is different from actual environment.

## 8. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

## 9. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

## 10. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

## **Operational Notes – continued**

#### 11. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example, (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 53. Example of Monolithic IC Structure

#### 12. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

#### 13. Thermal Shutdown Protection Circuit (TSD)

This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's maximum junction temperature rating. If however the rating is exceeded for a continued period, the junction temperature (Tj) will rise which will activate the TSD circuit that will turn OFF power output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.

#### 14. Over Current Protection Circuit (OCP)

This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.

## 15. Enable Pin

The EN pin is for controlling ON/OFF the output voltage. Do not make voltage level of chip enable keep floating level, or between  $V_{ENH}$  and  $V_{ENL}$ . Otherwise, the output voltage would be unstable or indefinite.

## 16. Functional Safety

"ISO 26262 Process Compliant to Support ASIL-\*"

A product that has been developed based on an ISO 26262 design process compliant to the ASIL level described in the datasheet.


"Safety Mechanism is Implemented to Support Functional Safety (ASIL-\*)"

A product that has implemented safety mechanism to meet ASIL level requirements described in the datasheet "Functional Safety Supportive Automotive Products"

A product that has been developed for automotive use and is capable of supporting safety analysis with regard to the functional safety.

Note: "ASIL-\*" is stands for the ratings of "ASIL-A", "-B", "-C" or "-D" specified by each product's datasheet.

## **Ordering Information**




## Lineup


Output Current Capability	Output Voltage	Package	Ordering
500 m A	A -li	VSON10FV3030	BDL00A5NUF-CE2
500 mA Adjustable		HTSOP-J8	BDL00A5EFJ-CE2

## **Marking Diagrams**

## BDL00A5NUF-C




## BDL00A5EFJ-C




## Datasheet

## **Physical Dimension and Packing Information**



## Physical Dimension and Packing Information – continued



Reel

## **Revision History**

Date	Revision	Changes
05.Dec.2022	001	New Release

# Notice

## Precaution on using ROHM Products

 If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

JAPAN	USA	EU	CHINA
CLASSII	CLASSⅢ	CLASS II b	CLASSⅢ
CLASSⅣ	CLASSI	CLASSII	

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:

[a] Installation of protection circuits or other protective devices to improve system safety

[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure

- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (Exclude cases where no-clean type fluxes is used. However, recommend sufficiently about the residue.); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse, is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

#### Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

## Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

#### Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

#### **Precaution for Product Label**

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

#### Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

#### Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

## **Other Precaution**

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

## **General Precaution**

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.