

Automotive LED Driver Series

24CH Linear LED Driver Embedded Automotive Lamps LED Driver

BD18333EUV-M

General Description

BD18333EUV-M is 24CH constant current driver with 8-bit PWM dimming and 8-bit local DC dimming individual channels. Communication with μ -Controller is available via UART.

Features

- Nano CapTM Integrated
- AEC-Q100 Qualified(Note 1)
- ISO 26262 Process Compliant to Support ASIL-B
- Integrated 24CH LED Constant Current Driver
- UART Interface
- Independent 8-bit PWM Dimming Function
- Independent 8-bit Local DC Dimming Function
- Independent 4-bit Delay Function
- LSI Protection Function (UVLO, TSD)
- LED Abnormality Detection Function (Open/Short)
- LED Cathode Short Detection Function
- Integrated Abnormality Output the FAILB Pin (Note 1) Grade 1

Application

- Rear Lamps (+ Animation)
- Position/DRL (+ Animation)
- Turn (+ Animation)

Typical Application Circuit

Key Specification

■ Operating Input Voltage Range : 4.5 V to 40.0 V ■ LED Pin Maximum Output Current : 125 mA ■ Operating Temperature Range : -40 °C to +125 °C

Package HTSSOP-C48 W (Typ) x D (Typ) x H (Max) 12.5 mm x 8.1 mm x 1.0 mm






Figure 1. Application Circuit

Nano Cap™ is a trademark or a registered trademark of ROHM Co., Ltd.

OProduct structure: Silicon integrated circuit OThis product has no designed protection against radioactive rays.

Pin Configuration

HTSSOP-C48 (TOP VIEW)




Figure 2. Pin Configuration

Pin Description

| Pin No. | Pin Name | Function |
|------------|----------|---|
| 1 | VREG3 | 3.3 V voltage output |
| 2 | GND | Ground |
| 3 | VREG5 | 5.0 V voltage output |
| 4 | EN | Chip enable |
| 5 | RX | UART signal receiver |
| 6 | TX | UART signal transmitter |
| 7 | PWMIN | PWM input frequency for PWM frequency synchronization |
| 8 | LGND | LED driver ground |
| 9 | FAILB | Error flag |
| 10 | LED1 | LED current output |
| 11 | LED2 | LED current output |
| 12 | LED3 | LED current output |
| 13 | LED4 | LED current output |
| 14 | LED5 | LED current output |
| 15 | LED6 | LED current output |
| 16 | N.C. | Non wire connection |
| 17 | LED7 | LED current output |
| 18 | LED8 | LED current output |
| 19 | LED9 | LED current output |
| 20 | LED10 | LED current output |
| 21 | LED11 | LED current output |
| 22 | LED12 | LED current output |
| 23 | EXTISET1 | LED current setting Pin |
| 24 | LGND | LED driver ground |

Pin Description - continued

| II Desc | ription - continued | |
|------------|---------------------|---|
| Pin No. | Pin Name | Function |
| 25 | LGND | LED driver ground |
| 26 | EXTISET2 | LED current setting Pin for LIMPHOME mode |
| 27 | LED13 | LED current output |
| 28 | LED14 | LED current output |
| 29 | LED15 | LED current output |
| 30 | LED16 | LED current output |
| 31 | LED17 | LED current output |
| 32 | LED18 | LED current output |
| 33 | N.C. | Non wire connection |
| 34 | LED19 | LED current output |
| 35 | LED20 | LED current output |
| 36 | LED21 | LED current output |
| 37 | LED22 | LED current output |
| 38 | LED23 | LED current output |
| 39 | LED24 | LED current output |
| 40 | TEST | TEST mode setting Pin |
| 41 | LGND | LED driver ground |
| 42 | PWMOUT | PWM output signal for PWM frequency synchronization |
| 43 | CS3 | Chip select |
| 44 | CS2 | Chip select |
| 45 | CS1 | Chip select |
| 46 | CS0 | Chip select |
| 47 | N.C. | Non wire connection |
| 48 | VIN | Power supply input |
| - | EXP-PAD | Exposed pad. Connect EXP-PAD to the internal PCB ground plane using multiple via, it will provide excellent heat dissipation characteristics. |

Block Diagram




Figure 3. Block Diagram

Description of Block

1. Reference Voltage (VREG5, VREG3)

This IC generates 5.0 V (Typ) and 3.3 V (Typ) from the voltage input to VIN. These voltages are output on the VREG5 and the VREG3 pins. The output voltage of the VREG5 pin (V_{VREG5}) is used as the power supply for the internal circuit, and the output voltage of the VREG3 pin (V_{VREG3}) is used as the power supply for the internal digital circuit. To secure the phase compensation capacitance, it is necessary to connect 1.0 µF to 10 µF to the VREG5 pin and 0.0 µF (the VREG3 pin is able to set for capacitor less application with Nano CapTM technology) to 0.1 µF to the VREG3 pin. If a capacitor is not connected to the VREG5 pin, circuit operation such as oscillation of the reference voltage will be very unstable. Do not use these pins voltages as a power source other than this LSI.

UVLO function is built in to the VIN pin, the VREG5 pin and the VREG3 pin. When the conditions of VIN > 4.2 V (Typ), VREG5 > 4.2 V (Typ), VREG3 > 2.8 V (Typ) are satisfied, the IC starts operating. If any condition of VIN < 4.0 V (Typ), VREG5 < 4.0 V (Typ), VREG3 < 2.7 V (Typ) is satisfied, the IC will stop operating.

Nano Cap^{TM} is a combination of technologies which allow stable operation even if output capacitance is connected with the range of nF unit. And, this IC achieve capacitor less technology with the Nano Cap^{TM} .

2. Current Driver

This IC has a built-in 24CH constant current driver. The maximum output current of the constant current driver is 125 mA/CH when the EXTISET1 function is used. Built-in PWM dimming and DC dimming function for each CH. The resolution for each dimming mode depends on the register settings. Please refer to the detailed description of Address 0x00h, 0x24h to 0x2Fh, 0x30h to 0x32h, 0x33h to 0x4Ah for the setting of dimming mode and output current.




Figure 4. LED Current Setting

(1) Local PWM Dimming Control and LED Current Setting

This IC has a built-in 8-bit PWM dimming function. LED current PWM on duty of each channel can be controlled by UART input. To use 8-bit PWM dimming, set the DIMMODE register value to "0". When using PWM dimming, the LED current can be set by the built-in 4-bit DC dimming function.

LED current PWM on duty and LED current I_{LEDx} (x = 1 to 24) can be calculated by the following formula.

$$PWM\ ON\ duty = \frac{DIMSETx[7:0]+1}{256} \times 100\ [\%]$$

where

DIMSETx[7:0] is the decimal number of DIMSETx[7:0]. (x = 01 to 24)

In case of using the EXTISET1 pin

$$I_{LEDx} = \frac{(DCDIMx[3:0]+1)}{16} \times \left(\frac{V_{EXTISET1}}{R_{EXTISET1}} \times 12000\right) \text{ [A]}$$

where:

DCDIMx[3:0] is the decimal number of DCDIMx[3:0]. (x = 01 to 24)

 $V_{EXTISET1}$ is the EXTISET1 pin voltage, 600 mV (Typ).

 $R_{EXTISET1}$ is the Resistor for connecting the EXTISET1 pin.

2. Current Driver -continued

(2) Local PWM Delay Control

This IC can reduce the load fluctuation by controlling the rising timing of LED current for each CH. This setting is not required when using Local DC dimming described later.

Delay width (t_{DLY_LED}) can be calculated by the following formula.

$$t_{DLY\ LED} = 4bit_DC_PWMDLYx[3:0] \times 8 + 24$$
 [µs]

where:

 $4bit_DC_PWMDLYx[3:0]$ is the decimal number of PWMDLYx[3:0]. (x = 01 to 24) t_{LED} ONn is LED current PWM on time. (n = 1 to 24) f_{PWM} is PWM dimming frequency.




Figure 5. Local PWM Delay Control

(3) Local DC Dimming Control

This IC can switch the 8-bit PWM dimming register for Local DC dimming. To use 8-bit DC dimming, set the DIMMODE register value to "1". When using 8-bit DC dimming, PWM ON Duty is fixed at 100 %. LED current I_{LEDn} (n = 1 to 24) can be calculated by the following formula.

In case of using the EXTISET1 pin

$$I_{LEDn} = \frac{(DIMSETx[7:0]+1)}{256} \times \left(\frac{V_{EXTISET1}}{R_{EXTISET1}} \times 12000\right) \text{ [A]}$$

where:

DIMSETx[7:0] is the decimal number of DIMSETx[7:0]. $V_{EXTISET1}$ is the EXTISET1 pin voltage, 600 mV (Typ). $R_{EXTISET1}$ is the Resitor for connecting the EXTISET1 pin.

(4) LED Current Output Enable (PWMOUT, LEDEN)

This IC can individually turn off the CH regardless of the PWM/DC dimming setting. It can be set by updating the register of Address 0x30h (PWMOUTL), 0x31h (PWMOUTM) and 0x32h (PWMOUTH). When this register is set, the output is kept on until the next PWM cycle and the output is turn off at the PWM rising timing. The LED current ON/OFF control can also be controlled using the Address 0x04h (LEDENL), 0x05h (LEDENM) and 0x06h (LEDENH) registers. For these registers, ON/OFF control is reflected immediately when written to the register.

Description of Blocks - continued

3. Diagnosis Enable (DEN)

When $V_{IN} < V_{IN_DEN}$, the IC cannot detect LED Open Detection (LEDOP). V_{IN_DEN} can be defined by setting register. (Address 0x17h)

4. LED Short Detection and Open Detection

This IC has LED short detection and open detection. LED short detection can be disabled, and LED short detect voltage can be controlled by UART input. (Disable setting: Address 0x09h, 0x0Ah, LED detect voltage setting: Address 0x0Bh to 0x16h) LED error detection status of each channel can be read by UART input. (LED short: Address 0x4Bh to 0x4Dh, LED open: Address 0x4Dh to 0x50h)

The IC can detect LED short condition when IC meets the following condition:

$$V_{LEDx} > V_{LEDSH}$$
 and $V_{IN} > V_{IN DEN}$

Where:

 V_{LEDx} is the LEDx pin voltage. (x = 1 to 24) V_{LEDSH} is the LED short detect voltage $V_{IN\ DEN}$ is the Diagnosis Enable VIN voltage

The IC can also detect LED open condition when the IC meets the following condition:

$$V_{LEDx} < V_{LEDOP}$$
 and $V_{IN} > V_{IN DEN}$

Where:

 V_{LEDx} is the LEDx pin voltage. (x = 1 to 24)

 V_{LEDOP} is the LED open detecting voltage, 0.3 V (Typ).

 $V_{IN\ DEN}$ is the Diagnosis Enable VIN voltage.

If the IC detects LED error (short or open) mode and set AUTOOFF register to "1" (Address 0x07h: SYSSET4), Current Driver of detected CH is turn off and the FAILB pin voltage is switched to "Low". Other current driver CH are continuing to output.




Figure 6. LED Open Detection

LED Error Output Mask Time Setting

The mask time for LED error detection can be controlled by UART input. (Address 0x03h: SYSSET3) LED error detection is disabled until the mask time has elapsed.




Figure 7. LED Error Output Mask Time Setting

Where:

terrmask is the mask time for LED error detection.

Description of Blocks - continued

Protection Feature

Table 1. Protection Table 1

| No. | Protection | Detect condition | Release condition | Current Driver | FAILB | Status register | LIMPHOME ^(Note 2) |
|-----|---------------------------------------|--|---|-------------------|-------|-----------------|------------------------------|
| 1 | VIN UVLO | VIN < 4.0 V (Typ) | VIN > 4.2 V (Typ) | OFF | Low | UVLOTSDERR | 0 |
| 2 | VREG5 UVLO | VREG5 < 4.0 V (Typ) | VREG5 > 4.2 V (Typ) | OFF | Low | UVLOTSDERR | 0 |
| 3 | VREG3 UVLO | VREG3 < 2.7 V (Typ) | VREG3 > 2.8 V (Typ) | OFF | Low | UVLOTSDERR | 0 |
| 4 | TSD | Ta > 175 °C (Typ) | Ta < 150 °C (Typ) | OFF | Low | UVLOTSDERR | 0 |
| 5 | TSD warning | Ta > 125 °C (Typ) | Ta < 110 °C (Typ) | operating | Low | TSDW | 0 |
| 6 | LED open | V _{LEDx} < 0.3 V (Typ) | V _{LEDx} > 0.4 V (Typ) | operating | Low | LOPERR | 0 |
| 7 | LED Short | V _{LEDx} > register setting & PWM "High" | V _{LEDx} < register setting & PWM "High" | operating | Low | LSHERR | - |
| 8 | LED cathode short ^(Note 1) | V _{LEDx} < 0.3 V (Typ) | - | operating | Low | CATHERR | - |
| 9 | CRC error | Error in data setent in UART Write/Read | No error in data sent in UART Write | operating | Low | CRCERR | 0 |
| 10 | UART WDT | no access during 100 ms | - | operating | Low | WDTERR | - |
| 11 | ISETSH1 | $R_{\text{EXTISET1}} < 30 \text{ k}\Omega \text{ (Typ)}$ | R _{EXTISET1} > 30 kΩ (Typ) | operating | Low | ISETSHERR | 0 |
| 12 | ISETSH2 | R _{EXTISET2} < 30 kΩ (Typ) | R _{EXTISET2} > 30 kΩ (Typ) | operating | Low | ISETSHERR | 0 |

When it detects "VINUVLO" or "VREG3UVLO" or "VREG5UVLO" or "TSD" or "EN = L", it invokes system reset. it can't detect other protection. (x = 1 to 24)

The FAILB pin is recommended to pull up to VREG5. Recommended value for pull up resistance is 20 k Ω to 100 k Ω . When above failure is detected, the FAILB pin voltage becomes "Low". If the FAILB pin is not used pin shall be kept open.

⁽Note 1) "LED open protection" is not available when set CATHEN register to "1".
(Note 2) "O" this protection can be detected during LIMPHOME mode. "-" this protection cannot be detected during LIMPHOME mode. If any of "-" protection is detect before entering LIMPHOME mode, keep status register until mode returns to normal.

5. Protection Feature - continued

| Table 2 | Prote | ection | Table | 2 |
|---------|-------|--------|-------|---|
|---------|-------|--------|-------|---|

| No. | Protection | SSMASK | ERRMASK | Protection enable | Status and FAILB output latch enable | AUTOOFF |
|-----|-------------------|--------|---------|-------------------|--|---------|
| 1 | VIN UVLO | ı | - | • | 0 | - |
| 2 | VREG5 UVLO | - | - | - | 0 | - |
| 3 | VREG3 UVLO | - | - | - | 0 | - |
| 4 | TSD | - | - | - | 0 | - |
| 5 | TSD warning | - | - | TSDWEN | - | - |
| 6 | LED open | 0 | 0 | LOPEN | LOPLAT | 0 |
| 7 | LED short | 0 | 0 | LSHEN | LSHLAT | 0 |
| 7 | LED cathode short | 1 | - | CATHEN | 0 | 1 |
| 8 | CRC error | - | - | - | CRCERLAT | - |
| 9 | UART WDT | - | - | WDTEN | 0 | - |
| 10 | ISETSH1 | - | - | ISETSEL | ISETLAT | - |
| 11 | ISETSH2 | - | - | ISETSEL | ISETLAT | - |

O: It has this function by default.

6. PWM Synchronization for Each Device

This feature allows BD18333EUV-M to synchronize internal clock with other BD18333EUV-M and vice versa. SYNCSET register can set this IC as Leader or Follower. As Leader Device, it generates 488 Hz (Typ) reference signal (duty = 50 %) in PWMOUT that other Follower devices use to adjust internal clock. As Follower Device, it enables PWMIN input to receive the reference signal to adjust internal clock and LED output timing.




Figure 8. PWM Synchronization Setting

In this figure above, DUT#1 is a Leader device, it generates the reference signal via PWMOUT. On the other hand, DUT#2 receives the reference signal via PWMIN, it processes this signal to adjust the internal ring oscillator. Same process in DUT#2 occur in DUT#3 and so on. There is only a single Leader device.

^{-:} It doesn't have this function.

Description of Blocks - continued

7. LIMPHOME Function

This IC has LIMPHOME function. This function is controlled by LIMPHEN register (Address 0x5Eh, initially enabled). If LIMPHEN is "1" and there is no UART access (no CRC OK) for over 1.0 s (Typ), device detects the error and operates LED dimming. In each state, LED dimming is according to the latest register value (DIMSET, DCDIM and LHDTY). The registers are updated at the timing described in the register description.

Note: Devices can be connected in parallel, refer to UART Protocol for more details. When a device is connected in parallel and is not being accessed while other devices are being accessed, it will not enter LIMPHOME mode.




Figure 9. LIMPHOME Function

Table 3. LIMPHOME Dimming Settings (x = 1 to 24)

| State | Description | Dimming setting | | | | | | |
|-------------------|--|---|---|--|--|--|--|--|
| State | Description | Current reference setting | DC current setting | PWM duty setting | | | | |
| IDLE | Reset condition, No lighting | - | - | - | | | | |
| STANDBY | During initial setting, No lighting | - | - | - | | | | |
| LIMPHOME1 | lighting by EXTISET2 resistor (UART error condition) | EXTISET2 | 100 % (DCDIMx) | 100 % (LHDTYx) | | | | |
| Normal Dimming | Normal dimming condition | ISETSEL = 0 (Internal ISET) ISETSEL = 1 (EXTISET1) | DIMMODE = 0 DCDIMx DIMMODE = 1 DIMSETx | DIMMODE = 0 DIMSETx DIMMODE = 1 100 % | | | | |
| LIMPHOME2 | lighting by UART LIMPHOME setting (UART error condition) | LEXTISET2SEL = 1 ^(Note 1) EXTISET1 + EXTISET2 LEXTISET2SEL = 0 ISETSEL = 0 (Internal ISET) ISETSEL = 1 (EXTISET1) | DIMMODE = 0 DCDIMX DIMMODE = 1 DIMSETX | LHDTYx | | | | |

(Note 1) Not Recommended Setting

7. LIMPHOME Function - continued

At LIMPHOME1,

In case of the EXTIET2 pin set "OPEN"

$$I_{LEDn} = 0 [A]$$

In case of the EXTISET2 pin set Rextiset2

$$I_{LEDn} = \frac{V_{EXTISET2}}{R_{EXTISET2}} \times 12000$$
 [A]

At LIMPHOME2,

$$PWM\ ON\ duty = \frac{LHDTYx[3:0] + 1}{16} \times 100\ [\%]$$

In case of using the EXTISET2 pin and the EXTISET2 pin set "OPEN"

$$I_{LEDn} = 0 [A]$$

In case of using the EXTISET2 pin and DIMMODE = 0

$$I_{LEDn} = \frac{(DCDIMx[3:0]+1)}{16} \times \left(\frac{V_{EXTISET1}}{R_{EXTISET2}} + \frac{V_{EXTISET2}}{R_{EXTISET2}}\right) \times 12000 \text{ [A]}$$

In case of using the EXTISET2 pin and DIMMODE = 1

$$I_{LEDn} = \frac{(DIMSETx[7:0]+1)}{256} \times \left(\frac{V_{EXTISET1}}{R_{EXTISET2}} + \frac{V_{EXTISET2}}{R_{EXTISET2}}\right) \times 12000 \text{ [A]}$$

In case of using the Internal Current Set and DIMMODE = 0

$$I_{LEDn} = \frac{(DCDIMx[3:0] + 1)}{16} \times 0.060$$
 [A]

In case of using the Internal Current Set and DIMMODE = 1

$$I_{LEDn} = \frac{(DIMSETx[7:0] + 1)}{256} \times 0.060$$
 [A]

In case of using the EXTISET1 pin and DIMMODE = 0

$$I_{LEDn} = \frac{(DCDIMx[3:0]+1)}{16} \times \left(\frac{V_{EXTISET1}}{R_{EXTISET1}} \times 12000\right)$$
[A]

In case of using the EXTISET1 pin and DIMMODE = 1

$$I_{LEDn} = \frac{(DIMSETx[7:0]+1)}{256} \times \left(\frac{V_{EXTISET1}}{R_{EXTISET1}} \times 12000\right) [A]$$

where: (n = 1 to 24, x = 01 to 24)

 I_{LEDn} is the each channel current.

 $V_{EXTISET2}$ is the EXTISET2 pin voltage. It is 300 mV (Typ).

 $R_{EXTISET2}$ is the Resistor for connecting the EXTISET2 pin.

LHDTYx[3:0] is the decimal number of LHDTYx[3:0].

DCDIMx[3:0] is the decimal number of DCDIMx[3:0].

DIMSETx[7:0] is the decimal number of DIMSETx[7:0].

 $V_{EXTISET1}$ is the EXTISET1 pin voltage, 600 mV (Typ).

 $R_{EXTISET1}$ is the Resistor for connecting the EXTISET1 pin

Absolute Maximum Ratings (Tj = 25 °C)

| Parameter | Symbol | Rating | Unit |
|---|---|--------------------------------------|------|
| Power Supply Voltage | V _{IN} | -0.2 to +42.0 | V |
| EN Pin Voltage | V _{EN} | -0.2 to VIN | V |
| LED1 to LED24 Pin Voltage | V _{LED1} to V _{LED24} | -0.2 to +42.0 | V |
| VREG3 Pin Voltage | Vvreg3 | -0.2 to +4.5 | V |
| VREG5, FAILB, RX, TX, PWMIN, PWMOUT, CS0, CS1, CS2, CS3, EXTISET1, EXTISET2 Pin Voltage | Vvreg5, Vfailb, Vrx, Vtx, Vpwmin, Vpwmout, Vcs0, Vcs1, Vcs2, Vcs3, Vextiset1, Vextiset2 | -0.2 to +7.0 < V _{VREG5} | V |
| Storage Temperature Range | Tstg | -55 to +150 | °C |
| Maximum Junction Temperature | Tjmax | 150 | °C |

Caution 1: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Thermal Resistance^(Note 1)

| Davarratar | Curahal | Thermal Res | l lmit | | |
|--|-------------|------------------------|--------------------------|----------|--|
| Parameter | Symbol | 1s ^(Note 3) | 2s2p ^(Note 4) | Unit | |
| HTSSOP-C48 | | | | <u> </u> | |
| Junction to Ambient | θја | 71.20 | 28.30 | °C/W | |
| Junction to Top Characterization Parameter ^(Note 2) | Ψ_{JT} | 9.00 | 7.00 | °C/W | |

⁽Note 1) Based on JESD51-2A (Still-Air), using a BD18333EUV-M Chip.

| (Note 4) Using a PCB board base | d on JESD51-5, <i>i</i> | [/] . |
|--------------------------------------|-------------------------|-------------------------------|
| Layer Number of Measurement Board | Material | Board Size |
| Single FR-4 | | 114.3 mm x 76.2 mm x 1.57 mmt |
| Тор | | |
| Copper Pattern Thicknes | | |
| Footprints and Traces 70 µm | | |
| Layer Number of | Material | Board Size |

| Layer Number of Material | | Board Size | | Thermal Via ^(Note 5) | | | |
|--------------------------|-----------|--------------------------|-----------------------------------|---------------------------------|----------|--|--|
| Measurement Board | Material | Dodiu Size | | Pitch | Diameter | | |
| 4 Layers | FR-4 | 114.3 mm x 76.2 mm | m x 76.2 mm x 1.6 mmt 1.20 mm Ф0. | | Ф0.30 mm | | |
| Тор | | 2 Internal Laye | ers | Bottom | | | |
| Copper Pattern | Thickness | Copper Pattern Thickness | | Copper Pattern | Thicknes | | |
| Footprints and Traces | 70 µm | 74.2 mm x 74.2 mm 35 µm | | 74.2 mm x 74.2 m | nm 70 μm | | |

(Note 5) This thermal via connect with the copper pattern of layers 1,2, and 4. The placement and dimensions obey a land pattern.

Caution 2: Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, design a PCB with thermal resistance taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.

⁽Note 2) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.
(Note 3) Using a PCB board based on JESD51-3.
(Note 4) Using a PCB board based on JESD51-5, 7

Recommended Operating Condition

| Parameter | Symbol | Min | Тур | Max | Unit | Comment |
|--|--------------------|-----|------|------|------|---|
| Power Supply Voltage ^(Note 1) | VIN | 4.5 | 12.0 | 40.0 | V | |
| Operating Temperature | Topr | -40 | 25 | +125 | °C | |
| The Capacitor for Connecting the VREG5 Pin | C _{VREG5} | 1.0 | 4.7 | 10.0 | μF | |
| The Capacitor for Connecting the VREG3 Pin ^(Note 2) | C _{VREG3} | 0.0 | - | 0.1 | μF | |
| The Resistor for Connecting the EXTISET1 Pin | REXTISET1 | 56 | - | 1200 | kΩ | |
| The Resistor for Connecting the EXTISET2 Pin | REXTISET2 | 56 | - | 720 | kΩ | |
| The Resistor for Connecting the FAILB Pin | RFAILB | 56 | 100 | 220 | kΩ | |
| PWMIN Frequency | fextclk | 400 | 488 | 600 | Hz | |
| PWMIN Duty | DEXTCLK | - | 50 | - | % | Please connect to the PWMOUT pin of Leader device |

Note: Above operation range is referring to IC independently. Thorough verification of the coefficient setting in actual application shall be practiced.

⁽Note 1) When IC is started, the volrage must be UVLO release voltage or more. Therefore, consider the power supply drop caused by the parasitic resistor.

VIN (Min) = 4.5V is the minimum value that can operate the IC independently after started. The minimum value of power supply voltage that can be set depends on the voltage drop due to the parasitic resistor of power line.

⁽Note 2) The VREG3 pin is designed to work with "Capacitor less" application for use Nano Cap™ technology. When adding capacitor, it may affect noise. So please kindly consider noise reduction such as using a 2s2p PCB board and etc.

Electrical Characteristic

(Unless otherwise specified : V_{IN} = 13 $V_{.}$, Tj= -40 °C to +150 °C)

| nless otherwise specified : V _{IN} = 13 V | ĺ | , | | | | |
|--|---------------------|------|------|------|------|---|
| Parameter | Symbol | Min | Тур | Max | Unit | Condition |
| [Device Overview] | I | | | | | 1 |
| Circuit Current | Icc | - | 12.5 | 20.0 | mA | V _{EN} = High, 24CH Current driver OFF |
| Standby Current | I _{STB} | - | 7.0 | 15.0 | μA | V _{EN} = Low |
| [VREG5 Block] | | | | | | |
| VREG5 Pin Output Voltage | V _{VREG5} | 4.5 | 5.0 | 5.5 | V | I _{VREG5} = 0 mA |
| VREG5 Pin Load Regulation Voltage | ΔV _{VREG5} | - | - | 50 | mV | I _{VREG5} = 5 mA |
| VREG5 Pin Over Current Protection | Ivreg50CP | 60 | - | - | mA | |
| [VREG3 Block] | | | | | | |
| VREG3 Pin Output Voltage | V_{VREG3} | 3.1 | 3.3 | 3.5 | V | I _{VREG3} = 0 mA |
| VREG3 Pin Load Regulation Voltage | ΔV _{VREG3} | - | - | 30 | mV | I _{VREG3} = 5 mA |
| VREG3 Pin Over Current Protection | Ivreg30cp | 30 | - | - | mA | |
| [Constant Current Driver Block] | 1 | | | | | |
| LED Din ON Decistores | R _{LED1} | - | - | 6.5 | Ω | Tj = 25 °C, |
| LED Pin ON Resistance | R _{LED2} | - | - | 9.5 | Ω | Tj = -40 °C to +150 °C, |
| LED Pin Output Current | | -3.5 | - | +3.5 | % | Tj = 25 °C, $R_{\text{EXTISET1}} = 120 \text{ k}\Omega$, ISETSEL = 1, DCDIMx[3:0] = 0xFh, DIMSETx[7:0] = 0xFFh (x = 01 to 24) |
| Absolute Error 1 (IOUT_AVE/IOUT_IDEAL - 1) | Δ Iouta1 | -5.5 | - | +5.5 | % | Tj = -40 °C to +150 °C, $R_{EXTISET1} = 120$ kΩ, ISETSEL = 1, DCDIMx[3:0] = 0xFh, DIMSETx[7:0] = 0xFFh (x = 01 to 24) |
| LED Pin Output Current Relative Error 1 (Ioutx/Iout_Ave - 1) | Δ loutr1 | -4 | - | +4 | % | Tj = 25 °C, $R_{EXTISET1} = 120$ kΩ, ISETSEL = 1, DIMSETx[7:0] = 0xFFh (x = 01 to 24) |
| LED Pin Output Current | I _{INL} | -1.5 | - | +1.5 | LSB | Tj = 25 °C $R_{EXTISET1} = 120$ kΩ, ISETSEL = 0, |
| DC Dimming Function Differential Nonlinearity(Note 1) | I _{DNL} | -1.5 | - | +1.5 | LSB | DIMMODE = 0, DCDIMx[3:0] = 0x0h to 0xFh DIMSETx[7:0] = 0xFFh, (x = 01 to 24) |
| PWM Frequency | f _{РWМ} | 440 | 488 | 535 | Hz | |
| EXTISET1 Pin Short Circuit Protection Resistor | REXTISET1_SCP | - | 30 | 50 | kΩ | |
| EXTISET2 Pin Short Circuit Protection Resistor | REXTISET2_SCP | - | 30 | 50 | kΩ | |

(Note 1) Guaranteed by design only

Electrical Characteristic - continued (Unless otherwise specified: V_{IN} = 13 V , Tj= -40 °C to +150 °C)


| Parameter | Symbol | Min | Тур | Max | Unit | Condition |
|--------------------------------|-------------------------|-----|-----|-----|------|---|
| [PROTECT LOGIC Block] | | | | | | |
| VREG5UVLO Detection Voltage | V _{VREG5UVLO} | 3.8 | 4.0 | 4.2 | V | V _{VREG5} falling detect threshold |
| VREG5UVLO Hysteresis Voltage | V _{VREG5UVHYS} | - | 200 | - | mV | |
| VREG3UVLO Detection Voltage | Vvregauvlo | 2.5 | 2.7 | 2.9 | V | V _{VREG3} falling detect threshold |
| VREG3UVLO Hysteresis Voltage | VVREG3UVHYS | - | 100 | - | mV | |
| VINUVLO Detection Voltage | Vvinuvlo | 3.8 | 4.0 | 4.2 | V | V _{VIN} falling detect threshold |
| VINUVLO Hysteresis Voltage | V _{VINUVHYS} | - | 200 | - | mV | |
| [LED Abnormal Detection Block] | | | | | | |
| LEDOPEN Detection Voltage | VLEDOP | 0.2 | 0.3 | 0.4 | V | V _{LEDn} falling detect threshold (n = 1 to 24) |
| SHORT Detection Voltage | VLEDSH | 1.8 | 2.0 | 2.2 | V | V _{LEDn} rising detect threshold (n = 1 to 24) LEDSHx[7:0] = 0x21h (x = 01 to 24) |
| Diagnosis Enable VIN Voltage | VIN_DEN | 6.3 | 7.0 | 7.7 | ٧ | DENVOLT[3:0] = 0x7h |

Electrical Characteristic - continued (Unless otherwise specified: V_{IN} = 13 V, Tj = -40 °C to +150 °C)

| Unless otherwise specified: $V_{IN} = 13 \text{ V}$, | Ij = -40 °C to +1 | 150 °C) | 1 | | 1 | |
|---|--------------------|------------------------------|------|-----------------------------|------|--|
| Parameter | Symbol | Min | Тур | Max | Unit | Condition |
| [EN Input Pin] | | | T | | | |
| EN Pin Input Current | I _{EN} | 2.5 | 5 | 10 | μΑ | V _{EN} = 5.0 V |
| EN Input Pin High Voltage | V _{ENH} | 0.75 x V _{VREG5} | - | V _{IN} | V | |
| EN Input Pin Low Voltage | VENL | -0.2 | - | 0.2 x V _{VREG5} | V | |
| [LOGIC Input (CS0, CS1, CS2, CS3 |)] | | | | | |
| CSx Pin Output Current | Icsx | -10 | -5 | - | μΑ | (x = 0,1,2,3) $V_{CSX} = 0.0 \text{ V}$ |
| CSx Pin Setting Voltage | Vcsxset | - | - | 2.5 | V | |
| [LOGIC Input (PWMIN)] | | | | | | |
| PWMIN Pin Input Current | I _{PWMIN} | 20 | 50 | 100 | μA | V _{PWMIN} = 5.0 V |
| PWMIN Input Pin High Voltage | VPWMINH | 0.75 x V _{VREG5} | - | V _{VREG5} + 0.2 | V | |
| PWMIN Input Pin Low Voltage | VPWMINL | -0.2 | - | 0.2 x V _{VREG5} | V | |
| [LOGIC Input (RX)] | | | | | | |
| RX Input Pin High Voltage | V _{RXH} | 0.75 x V _{VREG5} | - | V _{VREG5} + 0.2 | V | |
| RX Input Pin Low Voltage | V _{RXL} | -0.2 | - | 0.2 x V _{VREG5} | V | |
| [LOGIC Output Block (PWMOUT)] | | | | | | |
| Output High Voltage | Vоитн | 0.75 x V _{VREG5} | - | V _{VREG5} + 0.2 | V | I _{PWMOUT} = -1 mA |
| Output Low Voltage | Voutl | - | - | 0.2 | V | I _{PWMOUT} = +1 mA |
| [LOGIC Output Block (TX) Block] | | | | | | |
| Output High Voltage | V _{ТХН} | 0.75 x V _{VREG5} | - | V _{VREG5} + 0.2 | V | I _{TX} = -1 mA |
| Output Low Voltage | V _{TXL} | - | - | 0.2 x V _{VREG5} | V | I _{TX} = +1 mA |
| [FAILB Output Block] | | | | | | |
| FAILB Pin ON Resistance | RFAILB | 0.30 | 0.65 | 1.00 | kΩ | I _{FAILB} = 1 mA |
| FAILB Pin Leak Current | ILEAKFAILB | - | - | 10 | μA | V _{FAILB} = 5.0 V |
| | | | | | | |

Typical Performance Curve

(Unless otherwise specified V_{IN} = 13 V, Tj = -40 °C to +150 °C, C_{VREG5} = 4.7 μ F)






Figure 10. Circuit Current vs Temperature

Figure 11. Standby Current vs Temperature




Figure 12. VREG5 Pin Output Voltage vs Temperature





Figure 13. VREG3 Pin Output Voltage vs Temperature

Typical Performance Curve - continued

(Unless otherwise specified V_{IN} = 13 V, Tj = -40 °C to +150 °C , C_{VREG5} = 4.7 μF)






Figure 14. LED Pin Ron vs Temperature

Figure 15. LED Pin Output Current vs Temperature




Figure 16. LED Pin Output Current DC Dimming vs DCDIM DAC




Figure 17. PWM Frequency vs Temperature

RX

TX

Functions of Logic Block

1. UART Protocol and AC Electrical Characteristics

This device has a UART Interface (Universal Asynchronous Receiver-Transmitter). This interface uses the RX (Receiver) and TX (Transmitter) pins for communication. The initial value of UART communication RX and TX is "High". The format of a frame consists of 10-bit: start bit, 8-bit data and stop bit. Data is sent from LSB first to MSB last.

For read command, MCU must synchronize each frame of UART start bit and strobe data at 50 % to provide enough margin to ensure successful communication.




Figure 20. UART Protocol (WRITE)





Figure 21. Detail of UART Protocol (WRITE)



Functions of Logic Block - continued

2. UART AC Timing




Figure 23. UART AC Timing




Figure 24. UART Inter-command Timing

Table 4. UART AC Characteristics Recommended Operation Condition (Unless otherwise specified, V_{IN} =13 V ,Tj = -40 °C to +150 °C)

| Parameter | Symbol | | Rating | | | Comments | |
|---------------------------|------------------|-----|--------|------------------------|------|--|--|
| Farameter | Symbol | Min | Тур | Max | Unit | Comments | |
| RX transfer time | t _{rx} | 1.0 | - | 10.0 | μs | | |
| TX transfer time | t _{tx} | 1.0 | - | 10.0 | μs | | |
| TX output delay time | ttxwait | 0.5 | 1.0 | 1.5 | bit | | |
| RX slew rate High to Low | trxslew1 | - | - | t _{rx} x 10 % | μs | | |
| RX slew rate Low to High | trxslew2 | - | - | t _{rx} x 10 % | μs | | |
| TX slew rate High to Low | ttxslew1 | - | - | t _{tx} x 10 % | μs | | |
| TX slew rate Low to High | ttxslew2 | - | - | t _{tx} x 10 % | μs | | |
| RX to RX wait time | trxwait1 | 2.0 | - | - | μs | The time interval between continuous write commands. | |
| TX to RX wait time | t rxwait2 | 2.0 | - | ı | μs | The time interval between read and write commands. | |
| RX to RX wait after SWRST | tresetwait | 100 | - | - | μs | The time required after the software reset write. | |

(Output load capacitance: 15 pF)

Functions of Logic Block - continued

3 **UART Protocol**

Initialize Format

| bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
|------|------|------|------|------|------|------|------|
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |

This interface receives SYNC frame 0x55h (0b01010101) to calculate the baudrate of the incoming UART command. It generates internal sampling time based on the computed baudrate (1-bit period / 2). After receiving the SYNC frame, this interface expects succeeding frames have the same baudrate as that of the SYNC frame. If incorrect input timing occurred, it may trigger communication error.

3.2 Device Address, Broadcast, Read/Write

| bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
|------|------|------|------|------|-------|------|------|
| RW | В | | | DA | [5:0] | | |

| bit | Parameter | Function |
|---------|----------------|---|
| DA[5:0] | Device Address | We can set from "0b000000" to "0b001111". DA[0] = CS0 setting DA[1] = CS1 setting DA[2] = CS2 setting DA[3] = CS3 setting DA[4] = 0 DA[5] = 0 |

Note:

- 1. When the CSx (x = 0 to 3) pin are OPEN, DA[5:0] = 0b0000000.
- When the CSx pin short to GND, DA[n] is "High", inverted operation. (n = 0 to 5) When the CSx pin set to over 4.5 V (Typ), DA[n] is "Low", inverted operation.

| bit | Parameter | Function | | |
|-----|-----------|--|--|--|
| D | Broadcast | 0: Access the device that matched the device address | | |
| В | | 1: Access all devices connected to the UART line. | | |

Note:

- Broadcast is not possible for Read access
- If B = 1, device address setting is ignored.

| bit | Parameter | Function |
|-----|------------|--------------------------------|
| RW | Read/Write | 0: Write access 1: Read access |

3 UART Protocol - continued

3.3 Number of Data

bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0

NumOfData[7:0]

| bit | Parameter | Function |
|-----------------|----------------------------|--------------------------------|
| NumOfData [7:0] | Number of Data transferred | Available to use from 1 to 27. |

Note:

- 1. Available data buffer for multiple write access is 27 data.
- 2. NumOfData = 0 is not valid.
- 3. NumOfData > 27 is not valid.

3.4 Register Address

bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0

RegAddr [7:0]

| bit | Parameter | Function |
|---------------|------------------|--|
| RegAddr [7:0] | Register Address | It is available to access from 0x00h to 0x5Eh. |

3.5 Data

bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0

Data [7:0]

| bit | Parameter | value |
|------------|-----------|-----------------|
| Data [7:0] | Data | 0x00h to 0xFFh. |

3 UART Protocol - continued

3.6 CRC

16bit LSB First:

Cyclic Redundancy Check (CRC)

The CRC-16 is used to detect errors in the UART I/F Communication data.

The data included for CRC computation are the following: Device address, Number of Data, Address Data, Write or Read Data.

During write communication (both write and read command has write communication),

The last 2 frames received in a write communication is a 16-bit CRC data that will be compared to the computed CRC. If CRC data is the same with the computed CRC, Register Map will be updated with all the written data.

Else, All written data will be disregarded, CRC Status Register becomes High and FAILB output becomes "Low".

CRC Error is released after sending UART Write command with correct data (Matched CRC Calculation). UART Read command will not release CRC Error.

CRC Polynomial: CRC Polynomial is expressed as CRC16-IBM $x^{16}+x^{15}+x^2+1$

Bit Order LSB First:

The CRC calculation starts with LSB and proceeds from bit[0] to bit[7] of each byte.




Figure 25. CRC Polynomial

CRC Initial Setting:

The initial value is "0x0000h".

The CRC calculate registers are reset to the initial value of "0x0000h" prior to each CRC bytes calculation.

Example for




Figure 26. CRC Data Format

| RW,B,DA[5:0]: | DA[7:0] | = 0x1Ah | to | DA[0:7] | = 0x58h |
|-----------------|----------|---------|----|----------|---------|
| NumOfData[7:0]: | ND[7:0] | = 0x02h | to | ND[0:7] | = 0x40h |
| Address[7:0]: | AD[7:0] | = 0xA5h | to | AD[0:7] | = 0xA5h |
| Data[7:0]: | DT[7:0] | = 0x5Ah | to | DT[0:7] | = 0x5Ah |
| CRC Data[7:0]: | CR[7:0] | = 0xBAh | to | CR[0:7] | = 0xB3h |
| CRC Data[15:8]: | CR[15:8] | = 0xCDh | to | CR[8:15] | = 0x5Dh |

 $X^{16} + X^{15} + X^2 + 1$

3.6 CRC - continued

3. UART Protocol - continued

3.7 Example of UART Protocol

Single device, 1 byte Write (Write to Device #1)

(CS3,CS2,CS1,CS0) = "0101"

B = 0: Target Device receives the data

DevAddr[5:0] = 0x05h: Target Device Address NumOfData[7:0] = 1: 1 byte Write mode

 RW =
 0:
 Write

 RegAddr[7:0] =
 0x02h:
 Address

 Data[7:0] =
 0xAAh:
 Data




Figure 27. UART Protocol of the 1 byte Write to Device #1

4. Communication Reset

UART IF has a communication reset function. This function can be used to interrupt UART communication and return to idle condition. This function is triggered by setting RX to "High" for atleast 2.75 ms (Typ). This feature can be used to recover from communication. If Communication Reset is executed, it will not affect LED Dimming. When UART is in IDLE condition it does not detect Communication Reset.




Figure 28. Communication Reset

5. Watchdog Timer (WDT)

UART IF has a watchdog timer function. This function monitors the RX line for no UART access for 100 ms (Typ) and notifies via status register and FAILB output. This no UART access means no successful UART command (no CRC OK). This function is enabled by WDTEN (initial is "Low") and the status can be checked in WDTERR Status register and can be observed in the FAILB pin output. When detected, it returns the UART state to idle condition and does not affect LED Dimming. Details of the operation is further discussed in Error Control and Error Sequence.

When a device is connected in parallel and is not being accessed, it will not detect WDT




Figure 29. Watchdog Timer

Functions of Logic Block - continued

6. Register Map

Each registers is updated at the 2 timings.

Reset Condition: "UVLO" condition = VREG3UVLO, VREG5UVLO, VINUVLO, TSD or EN is detected.

Register Update timing for control data:

- A. Updated to the newest data immediately when the data is written.
- B. Updated to the newest data when the next PWM (PWM is internal signal) timing after the data is written.




Figure 30. UART Data Flow

6. Register Map - continued

*Attention:

Please don't access (Write/Read) register except for following registers (0x00h to 0x5Eh) and write "0" in "-". "RESERVED" Registers can be written/read. Do not update.

Address 0x00h to 0x23h (1/3)

| Address | s uxuun | to ux23r | 1 (1/3) | | | | | | | | | | | |
|---------------|---------|-------------|----------------------------|-----------|----------------------------|----------------|------------------------------|----------|---------------------------|--------------------|------------------|--------------------|---|---|
| Register Name | Address | Bit[7] | Bit[6] | Bit[5] | Bit[4] | Bit[3] | Bit[2] | Bit[1] | Bit[0] | Register Access | initial | Reset Condition | update timing | comments |
| SYNC | 0x00 | PWMFSYNCSET | PWMTIM ^(Note 2) | ISETSEL | SLOPEEN | DIMMODE | PWMPSYNC ^(Note 1) | DIMSTART | SWRST ^(Note 1) | R/W | 0x00 | UVLO or SWRST | Type A | PWM phase syncronization and output |
| SYSSET1 | 0x01 | FAILBONT | FAILBEN | | RESERVED | | PWMFSYNC ^(Note 2) | SYNCS | SET[1:0] | R/W | 0x00 | UVLO or SWRST | Type A | PWM frequency synchronous setting and SSCG enable, FAILB control setting |
| SYSSET2 | 0x02 | | | • | RESE | RVED | • | | | R/W | 0x00 | UVLO or SWRST | Type A | Reserved |
| SYSSET3 | 0x03 | | ERRMA | ASK[3:0] | | | RESE | RVED | | R/W | 0x00 | UVLO or SWRST | Type A | Error mask for LED open/short, Error mask setting during softstart |
| LEDENL | 0x04 | | | | LEDE | N[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type A | Channel enable for LED1 to LED8 |
| LEDENM | 0x05 | | | | LEDE | N[15:8] | | | | R/W | 0x00 | UVLO or SWRST | Type A | Channel enable for LED9 to LED16 |
| LEDENH | 0x06 | | | | LEDE | N[23:16] | | | | R/W | 0x00 | UVLO or SWRST | Type A | Channel enable for LED17 to LED24 |
| SYSSET4 | 0x07 | - | ISETLAT | AUTOOFF | ERRCLR ^(Note 1) | RESERVED | CRCERLAT | LSHLAT | LOPLAT | R/W | 0x00 | UVLO or SWRST | Type A | Error status and flag latch setting |
| SYSSET5 | 0x08 | - | - | RESERVED | RESERVED | CATHEN(Note 1) | TSDWEN | WDTEN | LOPEN | R/W | 0x00 | UVLO or SWRST | Type A | error enable CATHEN returns '0' automatically |
| LEDSHENL | 0x09 | | | | LSHE | N[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type A | LED short enable |
| LEDSHENH | 0x0A | - | - | ISETSH | ICNT[1:0] | | LSHEN | [11:8] | | R/W | 0x20 | UVLO or SWRST | Type A | LED short enable, OCP current setting |
| LEDSHTH0102 | 0x0B | | • | • | LEDSHTH | 0102[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type A | LED short detection voltage for LED1 and LED2 |
| LEDSHTH0304 | 0x0C | | | | LEDSHTH | 0304[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type A | LED short detection voltage for LED3 and LED4 |
| LEDSHTH0506 | 0x0D | | | | LEDSHTH | 0506[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type A | LED short detection voltage for LED5 and LED6 |
| LEDSHTH0708 | 0x0E | | | | LEDSHTH | 0708[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type A | LED short detection voltage for LED7 and LED8 |
| LEDSHTH0910 | 0x0F | | | | LEDSHTH | 0910[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type A | LED short detection voltage for LED9 and LED10 |
| LEDSHTH1112 | 0x10 | | | | LEDSHTH | 1112[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type A | LED short detection voltage for LED11 and LED12 |
| LEDSHTH1314 | 0x11 | | | | LEDSHTH | 1314[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type A | LED short detection voltage for LED13 and LED14 |
| LEDSHTH1516 | 0x12 | | | | LEDSHTH | 1516[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type A | LED short detection voltage for LED15 and LED16 |
| LEDSHTH1718 | 0x13 | | | | LEDSHTH | 1718[7:0] | | | R/W | 0x00 | UVLO or SWRST | Type A | LED short detection voltage for LED17 and LED18 | |
| LEDSHTH1920 | 0x14 | | | | LEDSHTH | 1920[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type A | LED short detection voltage for LED19 and LED20 |
| LEDSHTH2122 | 0x15 | | | | LEDSHTH | 2122[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type A | LED short detection voltage for LED21 and LED22 |
| LEDSHTH2324 | 0x16 | | | | LEDSHTH | 2324[7:0] | | | R/W | 0x00 | UVLO or SWRST | Type A | LED short detection voltage for LED23 and LED24 | |
| DENVOLT | 0x17 | RESE | RVED | PWMFI | REQ[1:0] | DENVOLT[3:0] | | | R/W | 0x00 | UVLO or SWRST | Type A | DEN threshold voltage | |
| PWMDLY0102 | 0x18 | | PWMDL | .Y02[3:0] | | PWMDLY01[3:0] | | | R/W | 0x00 | UVLO or SWRST | Type A | PWM delay setting for LED1 and LED2 | |
| PWMDLY0304 | 0x19 | | PWMDL | .Y04[3:0] | | | PWMDL | Y03[3:0] | | R/W | 0x00 | UVLO or SWRST | Type A | PWM delay setting for LED3 and LED4 |
| PWMDLY0506 | 0x1A | | PWMDL | Y06[3:0] | | | PWMDL | Y05[3:0] | | R/W | 0x00 | UVLO or SWRST | Type A | PWM delay setting for LED5 and LED6 |
| PWMDLY0708 | 0x1B | | PWMDL | Y08[3:0] | | | PWMDL | Y07[3:0] | | R/W | 0x00 | UVLO or SWRST | Type A | PWM delay setting for LED7 and LED8 |
| PWMDLY0910 | 0x1C | | PWMDL | Y10[3:0] | | | PWMDL | Y09[3:0] | | R/W | 0x00 | UVLO or SWRST | Type A | PWM delay setting for LED9 and LED10 |
| PWMDLY1112 | 0x1D | | PWMDL | Y12[3:0] | | | PWMDL | Y11[3:0] | | R/W | 0x00 | UVLO or SWRST | Type A | PWM delay setting for LED11 and LED12 |
| PWMDLY1314 | 0x1E | | PWMDL | .Y14[3:0] | | | PWMDL | Y13[3:0] | | R/W | 0x00 | UVLO or SWRST | Type A | PWM delay setting for LED13 and LED14 |
| PWMDLY1516 | 0x1F | | PWMDL | .Y16[3:0] | | PWMDLY15[3:0] | | | R/W | 0x00 | UVLO or SWRST | Type A | PWM delay setting for LED15 and LED16 | |
| PWMDLY1718 | 0x20 | | PWMDL | .Y18[3:0] | | PWMDLY17[3:0] | | | R/W | 0x00 | UVLO or SWRST | Type A | PWM delay setting for LED17 and LED18 | |
| PWMDLY1920 | 0x21 | | PWMDL | .Y20[3:0] | | PWMDLY19[3:0] | | | R/W | 0x00 | UVLO or SWRST | Type A | PWM delay setting for LED19 and LED20 | |
| PWMDLY2122 | 0x22 | | PWMDL | .Y22[3:0] | | | PWMDLY21[3:0] | | | R/W | 0x00 | UVLO or SWRST | Type A | PWM delay setting for LED21 and LED22 |
| PWMDLY2324 | 0x23 | | PWMDL | Y24[3:0] | | | PWMDL | Y23[3:0] | | R/W | 0x00 | UVLO or SWRST | Type A | PWM delay setting for LED23 and LED24 |
| | | | - | | | | | | | | | | | · |

WO: Write Only, RO: Read Only, R/W: Read and Write

(Note 1) PWMPSYNC,CATHEN, SWRST and ERRCLR are "write only", and reset condition of SWRST is only "UVLO/TSD" (Note 2) PWMTIM and PWMFSYNC are read-only Registers

6. Register Map - continued

Address 0x24h to 0x51h (2/3)

| Address | 0x24h | to 0x51n | (2/3) | | | | | | | | | | | |
|---------------|--------------|-----------|-----------------------------|----------|---------|--------------|--------------|----------|------------|--------------------|------------------|--------------------|--|--|
| Register Name | Address | Bit[7] | Bit[6] | Bit[5] | Bit[4] | Bit[3] | Bit[2] | Bit[1] | Bit[0] | Register Access | initial | Reset Condition | update timing | comments |
| DCDIM0102 | 0x24 | | DCDIM | 102[3:0] | | DCDIM01[3:0] | | | R/W | 0xFF | UVLO or SWRST | Type A | DC Dimming setting for LED1 and LED2 in PWM mode | |
| DCDIM0304 | 0x25 | | DCDIM | 104[3:0] | | | DCDIM03[3:0] | | | R/W | 0xFF | UVLO or SWRST | Type A | DC Dimming setting for LED3 and LED4 in PWM mode |
| DCDIM0506 | 0x26 | | DCDIM | 106[3:0] | | | DCDIN | 105[3:0] | | R/W | 0xFF | UVLO or SWRST | Type A | DC Dimming setting for LED5 and LED6 in PWM mode |
| DCDIM0708 | 0x27 | | DCDIM08[3:0] | | | | DCDIN | 107[3:0] | | R/W | 0xFF | UVLO or SWRST | Type A | DC Dimming setting for LED7 and LED8 in PWM mode |
| DCDIM0910 | 0x28 | | DCDIM | 110[3:0] | | | DCDIN | 109[3:0] | | R/W | 0xFF | UVLO or SWRST | Type A | DC Dimming setting for LED9 and LED10 in PWM mode |
| DCDIM1112 | 0x29 | | DCDIM | 112[3:0] | | | DCDIN | 111[3:0] | | R/W | 0xFF | UVLO or SWRST | Type A | DC Dimming setting for LED11 and LED12 in PWM mode |
| DCDIM1314 | 0x2A | | DCDIM | 114[3:0] | | | DCDIN | 113[3:0] | | R/W | 0xFF | UVLO or SWRST | Type A | DC Dimming setting for LED13 and LED14 in PWM mode |
| DCDIM1516 | 0x2B | | DCDIM | 116[3:0] | | | DCDIN | 115[3:0] | | R/W | 0xFF | UVLO or SWRST | Type A | DC Dimming setting for LED15 and LED16 in PWM mode |
| DCDIM1718 | 0x2C | | DCDIM | 118[3:0] | | | DCDIN | 117[3:0] | | R/W | 0xFF | UVLO or SWRST | Type A | DC Dimming setting for LED17 and LED18 in PWM mode |
| DCDIM1920 | 0x2D | | DCDIM | 120[3:0] | | | DCDIN | 119[3:0] | | R/W | 0xFF | UVLO or SWRST | Type A | DC Dimming setting for LED19 and LED20 in PWM mode |
| DCDIM2122 | 0x2E | | DCDIM | 122[3:0] | | | DCDIN | 121[3:0] | | R/W | 0xFF | UVLO or SWRST | Type A | DC Dimming setting for LED21 and LED22 in PWM mode |
| DCDIM2324 | 0x2F | | DCDIM | 124[3:0] | | | DCDIN | 123[3:0] | | R/W | 0xFF | UVLO or SWRST | Type A | DC Dimming setting for LED23 and LED24 in PWM mode |
| PWMOUTL | 0x30 | | | | PWMOL | JTEN[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type B | PWM output enable for LED1 to LED8 in PWM mode |
| PWMOUTM | 0x31 | | | | PWMOU | TEN[15:8] | | | | R/W | 0x00 | UVLO or SWRST | Type B | PWM output enable for LED9 to LED16 in PWM mode |
| PWMOUTH | 0x32 | | | | PWMOUT | TEN[23:16] | | | | R/W | 0x00 | UVLO or SWRST | Type B | PWM output enable for LED17 to LED24 in PWM mode |
| DIMSET01 | 0x33 | | | | DIMSE | T01[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type B | PWM On Duty in PWM mode or DC Dimming setting in DC mode for LED1 |
| DIMSET02 | 0x34 | | | | DIMSE | T02[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type B | PWM On Duty in PWM mode or DC Dimming setting in DC mode for LED2 |
| DIMSET03 | 0x35 | | | | DIMSE | T03[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type B | PWM On Duty in PWM mode or DC Dimming setting in DC mode for LED3 |
| DIMSET04 | 0x36 | | | | DIMSE | T04[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type B | PWM On Duty in PWM mode or DC Dimming setting in DC mode for LED4 |
| DIMSET05 | 0x37 | | | | DIMSE | T05[7:0] | | | R/W | 0x00 | UVLO or SWRST | Type B | PWM On Duty in PWM mode or DC Dimming setting in DC mode for LED5 | |
| DIMSET06 | 0x38 | | | | DIMSE | T06[7:0] | | | R/W | 0x00 | UVLO or SWRST | Type B | PWM On Duty in PWM mode or DC Dimming setting in DC mode for LED6 | |
| DIMSET07 | 0x39 | | | | DIMSE | T07[7:0] | | | R/W | 0x00 | UVLO or SWRST | Type B | PWM On Duty in PWM mode or DC Dimming setting in DC mode for LED7 | |
| DIMSET08 | 0x3A | | | | DIMSE | T08[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type B | PWM On Duty in PWM mode or DC Dimming setting in DC mode for LED8 |
| DIMSET09 | 0x3B | | | | DIMSE | T09[7:0] | | | | R/W | 0x00 | UVLO or SWRST | Type B | PWM On Duty in PWM mode or DC Dimming setting in DC mode for LED9 |
| DIMSET10 | 0x3C | | | | DIMSE | T10[7:0] | | | R/W | 0x00 | UVLO or SWRST | Type B | PWM On Duty in PWM mode or DC Dimming setting in DC mode for LED10 | |
| DIMSET11 | 0x3D | | | | DIMSE | T11[7:0] | | | R/W | 0x00 | UVLO or SWRST | Type B | PWM On Duty in PWM mode or DC Dimming setting in DC mode for LED11 | |
| DIMSET12 | 0x3E | | | | DIMSE | | | | R/W | 0x00 | UVLO or SWRST | Type B | PWM On Duty in PWM mode or DC Dimming setting in DC mode for LED12 | |
| DIMSET13 | 0x3F | | | | DIMSE | | | | R/W | 0x00 | UVLO or SWRST | Type B | PWM On Duty in PWM mode or DC Dimming setting in DC mode for LED13 | |
| DIMSET14 | 0x40 | | | | DIMSE | | | | R/W | 0x00 | UVLO or SWRST | Type B | PWM On Duty in PWM mode or DC Dimming setting in DC mode for LED14 | |
| DIMSET15 | 0x41 | | | | DIMSE | T15[7:0] | | | R/W | 0x00 | UVLO or SWRST | Type B | PWM On Duty in PWM mode or DC Dimming | |
| DIMSET16 | 0x42 | | | | DIMSE | T16[7:0] | | | R/W | 0x00 | UVLO or SWRST | Type B | setting in DC mode for LED15 PWM On Duty in PWM mode or DC Dimming setting in DC mode for LED16 | |
| DIMSET17 | 0x43 | | | | DIMSE | 7177:0 | | | R/W | 0x00 | UVLO or | Type B | PWM On Duty in PWM mode or DC Dimming setting in DC mode for LED17 | |
| DIMSET18 | 0x44 | | | | DIMSE | · · | | | R/W | 0x00 | UVLO or | Type B | PWM On Duty in PWM mode or DC Dimming | |
| DIMSET19 | 0x45 | | | | DIMSE | T19[7:0] | | | | R/W | 0x00 | UVLO or | Type B | PWM On Duty in PWM mode or DC Dimming |
| DIMSET20 | 0x46 | | | | DIMSE | T20[7:0] | | | | R/W | 0x00 | UVLO or | Type B | PWM On Duty in PWM mode or DC Dimming |
| DIMSET21 | 0x47 | | | | DIMSE | T21[7:0] | | | | R/W | 0x00 | SWRST UVLO or | Type B | setting in DC mode for LED20 PWM On Duty in PWM mode or DC Dimming |
| DIMSET22 | 0x48 | | | | | T22[7:0] | | | | R/W | 0x00 | SWRST UVLO or | Type B | setting in DC mode for LED21 PWM On Duty in PWM mode or DC Dimming |
| DIMSET23 | 0x49 | | | | | T23[7:0] | | | | R/W | 0x00 | SWRST UVLO or | Type B | setting in DC mode for LED22 PWM On Duty in PWM mode or DC Dimming |
| DIMSET24 | 0x4A | | | | | T24[7:0] | | | | R/W | 0x00 | SWRST UVLO or | Type B | setting in DC mode for LED23 PWM On Duty in PWM mode or DC Dimming |
| | - | | | | | | | | | | | SWRST UVLO or | | setting in DC mode for LED24 |
| LSHERRL | 0x4B 0x4C | | LSHERR[7:0] | | | | | | | RO RO | 0x00 0x00 | SWRST UVLO or | Type A | status of "LED short error" for LED1 to LED8 status of "LED short error" for LED9 to LED16 |
| LSHERRH | 0x4C 0x4D | | LSHERR[15:8] LSHERR[23:16] | | | | | | | RO | 0x00 | SWRST UVLO or | Type A | status of "LED short error" for LED19 to LED16 |
| LOPERRL | 0x4D 0x4E | | | | | | | | | RO | 0x00 | SWRST UVLO or | Type A | |
| | - | | | | | RR[7:0] | | | | | | SWRST UVLO or | Type A | status of "LED open error" for LED1 to LED8 |
| LOPERRM | 0x4F | | | | | RR[15:8] | | | | RO | 0x00 | SWRST UVLO or | Type A | status of "LED open error" for LED9 to LED16 |
| LOPERRH | 0x50 | | | | | R[23:16] | | | | RO | 0x00 | SWRST | Type A | status of "LED open error" for LED17 to LED24 |
| UVLOERR | 0x51 | ISETSHERR | RESERVED | RESERVED | CATHERR | TSDWERR | WDTERR | CRCERR | UVLOTSDERR | RO | 0x01 | UVLO or SWRST | Type A | UVLO or TSD Error, CRC Error, WDT Error. Cathode short error, OCP Error status |
| | | | | | | | | 10/ | O 14/: | \sim 1 | | _ | \sim 1 | D/M: Dood and Mrita |

WO: Write Only, RO: Read Only, R/W: Read and Write

6. Register Map - continued

Address 0x52h to 0x5Eh (3/3)

| , | taarooo oxoon to oxoon (oro) | | | | | | | | | | | | | |
|---------------|------------------------------|--------|---------|--------|--------|---------|---------|--------------|---------|--------------------|------------------|--------------------|---|---|
| Register Name | Address | Bit[7] | Bit[6] | Bit[5] | Bit[4] | Bit[3] | Bit[2] | Bit[1] | Bit[0] | Register Access | initial | Reset Condition | update timing | comments |
| LHDTY0102 | 0x52 | | LHD | TY02 | | | LHD | TY01 | | R/W | 0xFF | UVLO or SWRST | Type A | Duty Setting of PWM for Stand Alone Mode for LED01 and LED02 |
| LHDTY0304 | 0x53 | | LHD | TY04 | | | LHD | TY03 | | R/W | 0xFF | UVLO or SWRST | Type A | Duty Setting of PWM for Stand Alone Mode for LED03 and LED04 |
| LHDTY0506 | 0x54 | | LHDTY06 | | | | LHDTY05 | | | R/W | 0xFF | UVLO or SWRST | Type A | Duty Setting of PWM for Stand Alone Mode for LED05 and LED06 |
| LHDTY0708 | 0x55 | | LHD | TY08 | | | LHD | TY07 | | R/W | 0xFF | UVLO or SWRST | Type A | Duty Setting of PWM for Stand Alone Mode for LED07 and LED08 |
| LHDTY0910 | 0x56 | | LHDTY10 | | | LHDTY09 | | | R/W | 0xFF | UVLO or SWRST | Type A | Duty Setting of PWM for Stand Alone Mode for LED09 and LED10 | |
| LHDTY1112 | 0x57 | | LHDTY12 | | | LHDTY11 | | | R/W | 0xFF | UVLO or SWRST | Type A | Duty Setting of PWM for Stand Alone Mode for LED11 and LED12 | |
| LHDTY1314 | 0x58 | | LHD | TY14 | | LHDTY13 | | | R/W | 0xFF | UVLO or SWRST | Type A | Duty Setting of PWM for Stand Alone Mode for LED13 and LED14 | |
| LHDTY1516 | 0x59 | | LHD | TY16 | | LHDTY15 | | | R/W | 0xFF | UVLO or SWRST | Type A | Duty Setting of PWM for Stand Alone Mode for LED15 and LED16 | |
| LHDTY1718 | 0x5A | | LHD | TY18 | | LHDTY17 | | | R/W | 0xFF | UVLO or SWRST | Type A | Duty Setting of PWM for Stand Alone Mode for LED17 and LED18 | |
| LHDTY1920 | 0x5B | | LHD | TY20 | | LHDTY19 | | | R/W | 0xFF | UVLO or SWRST | Type A | Duty Setting of PWM for Stand Alone Mode for LED19 and LED20 | |
| LHDTY2122 | 0x5C | | LHDTY22 | | | LHDTY21 | | | R/W | 0xFF | UVLO or SWRST | Type A | Duty Setting of PWM for Stand Alone Mode for LED21 and LED22 | |
| LHDTY2324 | 0x5D | | LHDTY24 | | | LHDTY23 | | | R/W | 0xFF | UVLO or SWRST | Type A | Duty Setting of PWM for Stand Alone Mode for LED23 and LED24 | |
| LIMPHOME | 0x5E | - | - | - | - | - | - | LEXTISET2SEL | LIMPHEN | R/W | 0x03 | UVLO or SWRST | Type A | LIMPHOME setting |

WO: Write Only, RO: Read Only, R/W: Read and Write

Description of Registers

| Address 0x00h : SYNC | | | Setting of | PWM phase | ce[Write] | initial value 0x00h | | | |
|----------------------|--------|-------------|------------|-----------|-----------|---------------------|----------|----------|--------|
| | bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| | Name | PWMFSYNCSET | PWMTIM | ISETSEL | SLOPEEN | DIMMODE | PWMPSYNC | DIMSTART | SWRST |
| | | | | | | | | | |

| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
|---------|-------------|--------|---------|---------|---------|----------|----------|--------|
| Name | PWMFSYNCSET | PWMTIM | ISETSEL | SLOPEEN | DIMMODE | PWMPSYNC | DIMSTART | SWRST |
| Initial | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| value | U | J | U | U | U | U | U | 0 |

Update: **Immediately**

The data in register is updated to the newest data immediately when the new data is written. These registers return to "0" automatically (PWMPSYNC and SWRST).

bit[7] **PWMFSYNCSET**

This register is controls the PWM Synchronization rate.

Please set this register in initial setting.

Table 5. PWMFSYNCSET Setting

| PWMFSYNCSET | PWM Synchronization |
|-------------|--|
| 0 | Fast Synchronization of internal clock |
| 1 | Slow Synchronization of internal clock |




Figure 31. PWM Synchronization Time Image

PWMFSYNCSET register setting is operated only when the IC is Follower mode (SYNCSET = 10b or 11b). In worst condition for Leader (min frequency) to Follower (max frequency) or vice versa, the IC can synchronize after 10 ms (Max) for PWMFSYNCSET = L and 20 ms (Max) for PWMFSYNCSET = H. This wait time is valid when there is no UART communication while synchronizing, because UART commands pause clock synchronization for successful writing.

bit[6] **PWMTIM**

This register is controlled as following figure. This register is read-only.




Figure 32. PWMTIM Image

This function can be used for synchronizing MCU (sending UART) and Device (LED Dimming). MCU executes register polling to PWMTIM register continuously until PWMTIM is High is detected and then it will send succeeding UART commands for LED Dimming for maximum of 16 devices. The number of devices that can be updated per successful register poll is dependent on PWMFREQ register setting.

Consider the example in Figure 33 and Figure 34.

CASE1: PWMFREQ = 0h (488 Hz), Around 2000 µs period, UART Baudrate = 1 Mbps, Max data per UART transaction is 27. MCU wants to send data during 1 PWM cycle.

Total duration is 300 μ s per UART transaction (2000 μ s to 500 μ s (polling time)) / 300 μ s = 4 to 5 devices (considering tolerance)

For High Sampling,




Figure 33. High Sampling UART Access Using PWMTIM Register

For Low Sampling,




Figure 34. Low Sampling UART Access Using PWMTIM Register

Where:

R – Read Command for PWMTIM WtoDn – Write to Device (n = device number)

For the number of devices that can be written based on the PWMFREQ setting, please refer to the table below. This is considered at typical operating frequency 18 MHz (Typ) and 1 Mbps baudrate for UART.

Table 6. PWM Frequency Setting

| PWMFREQ | PWM frequency (Hz) | Number of devices can be accessed |
|---------|--------------------|-----------------------------------|
| | | |
| 0 | 488 | 4 to 5 |
| 1 | 976 | 2 to 3 |
| I. | 970 | 2103 |
| 2 | 1952 | 1 |
| 2 | 1952 | l l |
| 3 | 3904 | Cannot be used |
| 3 | 390 4 | Cannot be used |

bit[5] ISETSEL

Please set this register in initial setting.

Table 7. LED Current Setting

| | idalo i i zzz odnom ostanig | | | | | | |
|---------|--|--|--|--|--|--|--|
| ISETSEL | LED Current setting | | | | | | |
| 0 | LED current is controlled by internal circuit. ISET Short (ISETSHERR) protection detection is disabled. | | | | | | |
| 1 | LED current is controlled by a resistor in the EXTISET1 pin. EXTISET1 Short (ISETSHERR) protection detection is enabled. This register setting does not release the protection status when it is already detected. | | | | | | |

bit[4] SLOPEEN

Slope enable setting for DC Dimming Mode.

Please set this register in initial setting.

Table 8. SLOPE Setting for DC Dimming

| SLOPEEN | Slope setting |
|---------|---------------|
| 0 | Disabled |
| 1 | Enabled |

SLOPEEN function is available only in DC Dimming mode (DIMMODE = 1).

For SLOPEEN = 0,




Figure 35. DC Dimming When SLOPEEN "Disabled"




Figure 36. DC Dimming When SLOPEEN "Enabled"

bit[3] DIMMODE Dimming mode select setting

Table 9. DIMMODE Select Setting

| table of Philing Parking | | | | | | | | |
|------------------------------|------------------|------------------|------------------|-----------------|-----------------|--|--|--|
| | | Normal I | Dimming | LIMPHOME Mode | | | | |
| DIMMODE | Dimming mode | PWM duty for | DC current for | PWM duty for | DC current for | | | |
| | | each channel | each channel | each channel | each channel | | | |
| 0 | PWM dimming mode | DIMSETx register | DCDIMx register | LHDTYx register | DCDIMx register | | | |
| 1 | DC dimming mode | 100 % fixed | DIMSETx register | LHDTY | register | | | |

Please refer to DCDIMx, DIMSETx and LHDTYx for description of register. (x = 01 to 24)

bit[2] PWMPSYNC PWM phase synchronous setting

Table 10. PWMPSYNC Setting

| PWMPSYNC | Counter for PWM Generator |
|----------|----------------------------------|
| 0 | Not synchronize |
| 1 | Synchronize phase of PWM |
| Į. | counter by this register setting |

This function synchronizes the phase of the PWM output between multiple devices. When this function is used in a single device, it will initialize the phase of the PWM output based on the UART access time. Please send PWMPSYNC when clock is already synchronized (PWMFSYNC = 0).




Figure 37. SYNC Register Setting Function

bit[1] DIMSTART Dimming start setting

Table 11. DIMSTART Setting

| DIMSTART | PWM Generator for LED dimming |
|----------|--|
| 0 | OFF |
| 1 | Start the operation of DC/DC and Current Driver. |

bit[0] SWRST Software reset setting
Please set this register when you want to reset digital circuit.

Table 12. SWRST Description

| Table 12: GTTT GT Becomption | | | | |
|------------------------------|--|--|--|--|
| SWRST | Reset | | | |
| 0 | Normal | | | |
| 1 | Synchronous reset for digital circuit (Automatically returns to "0") | | | |

| Address 0x01h: SYSSET1 | | system se | system setting1 | | | [Read/Write] | initial value 0x00h | |
|------------------------|----------|-----------|-----------------|--------|----------|--------------|---------------------|--------|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| Name | FAILBCNT | FAILBEN | N RESERVED | | PWMFSYNC | SYNCS | ET[1:0] | |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Update: Immediately

The data in register is updated to the newest data immediately when the new data is written.

bit[7] FAILBCNT bit[6] FAILBEN

Please set this register in initial setting.

Table 13. FAILBEN and FAILBCNT Description

| FAILBEN 0 1 | | Operation |
|-------------------|--|---|
| | | FAILB output is controlled by error status. |
| | | FAILB output is controlled by FAILBCNT. |




Figure 38. FAILB Controlled Circuit Image

bit[5:3] RESERVED

bit[2] PWMFSYNC

This is a read-only register. When device is set as Follower (SYNCSET = 10b or 11b) it monitors if the internal clock of the Follower device is synchronized to the Leader device. It synchronizes internal clock using the PWMIN input from Leader device. When PWMIN input clock is stable and no UART communication during synchronization, Follower device can synchronize around 10 ms (Max) for PWMFSYNC = "Low" and 20 ms (Max) for PWMFSYNC = "High". In the event that PWMIN frequency changes, PWMFSYNC becomes High until stable condition is achieved.

When device is set as Leader, this register is fixed to "0". When device is set as Follower and there is no PWMIN input, this register is "High" until PWMIN input is present and clock is synchronized.

Table 14. PWMFSYNC Description

| PWMFSYNC | Operation | |
|----------|------------------------------|--|
| 0 | Internal clock is stable | |
| 1 | Internal clock is not stable | |




Figure 39. SYNCSET setting for Stand Alone




Figure 40. SYNCSET setting for multiple connection

bit[1:0] SYNCSET

Use this register to select if device is Stand Alone, Leader or Follower. Please set this register in initial setting.

Table 15. PWMIN/PWMOUT Setting

| SYNCSET[1:0] | PWMIN Port | PWMOUT Port | PWM adjusting | Comment |
|--------------|------------|------------------------|---------------|--|
| 00 | Disable | Disable | Disable | Stand Alone |
| 01 | Disable | Enable (PWM output) | Disable | Leader device (Output PWM frequency from the PWMOUT pin) |
| 10 | Enable | Disable | Enable | Follower device |
| 11 | Enable | Enable (PWM output) | Enable | Follower device (Output PWM frequency from the PWMOUT pin) |

| Address 0x03 | Address 0x03h: SYSSET3 system setting3 | | | | | [Read/Write] | initial | value 0x00h |
|---------------|--|--------|--------|--------|--------|--------------|---------|-------------|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| Name | ERRMASK[3:0] | | | | RESE | RVED | | |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | |

Update: Immediately

bit [7:4] ERRMASK

Configurable mask time for "LED open protection". If the protection detection time is more than this value, the corresponding protection is detected. Protection is detected in status register and FAILB output after 1 or 2 clock (1.125 MHz) cycles. Please set this register in initial setting.

Table 16. ERRMASK Setting

| Iable 16. ERR | | | |
|---------------|----------------|--|--|
| ERRMASK[3:0] | Mask time [µs] | | |
| 0x0h to 0x1h | 1.8 | | |
| 0x2h | 3.6 | | |
| 0x3h | 5.3 | | |
| 0x4h | 7.1 | | |
| 0x5h | 8.9 | | |
| 0x6h | 10.7 | | |
| 0x7h | 12.4 | | |
| 0x8h | 14.2 | | |
| 0x9h | 16.0 | | |
| 0xAh | 17.8 | | |
| 0xBh | 19.6 | | |
| 0xCh | 21.3 | | |
| 0xDh | 23.1 | | |
| 0xEh | 24.9 | | |
| 0xFh | 26.7 | | |

| bit No bit[7] bit[6] bit[5] bit[4] bit[3] bit[2] bit[1] bit[1] Name LEDEN[7:0] | Address 0x04 | 4h: LEDENL LED channel enable1 | | | | | [Read/Write] | initial | value 0x00h |
|--|---------------|--------------------------------|--------|--------|--------|--------|--------------|---------|-------------|
| Name LEDEN[7:0] | bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| | Name | LEDEN[7:0] | | | | | | | |
| Initial value 0 0 0 0 0 0 0 0 | Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Update: immediately

| Address 0x05 | 5h: LEDENM LED channel enable2 | | | | | [Read/Write] | initial | value 0x00h |
|---------------|--------------------------------|--------|--------|--------|--------|--------------|---------|-------------|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| Name | LEDEN[15:8] | | | | | | | |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | |

Update: immediately

| Address 0x06 | n: LEDENH LED channel enable3 | | | [Read/Write] | initial | value 0x00h | | |
|---------------|-------------------------------|--------|--------|--------------|---------|-------------|--------|--------|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| Name | LEDEN[23:16] | | | | | | | |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Update: immediately

These data in register is updated to the newest data immediately when the new data is written.

This registers control enable/disable each LED channel. For enable control, the LED Channel outputs according to the setting of PWM Duty Setting. For disable control, LED Channel output is OFF regardless of the PWM Duty Setting, protection and DC/DC feedback is disabled for the controlled channel.

Table 17. LED Channel Enable Setting (x = 0 to 23)

| LEDEN[x] | Operation |
|----------|-----------------------|
| 0 | "LEDx+1" is disabled. |
| 1 | "I FDx+1" is enabled. |

| Address 0x07 | h: SYSSET4 | system se | etting4 | | | [Read/Write] | initial v | alue 0x00h |
|---------------|------------|-----------|---------|--------|----------|--------------|-----------|------------|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| Name | - | ISETLAT | AUTOOFF | ERRCLR | RESERVED | CRCERLAT | LSHLAT | LOPLAT |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Update: Immediately

The data in register is updated to the newest data immediately when the new data is written.

bit[6] ISETLAT

Please set this register in initial setting.

Table 18. ISETLAT Setting

| 14810 10: 10212/11 00111119 | | |
|-----------------------------|--|--|
| ISETLAT | Operation | |
| 0 | Normal (Auto-release) | |
| | Enable latch condition for the EXTISET1 pin | |
| | and the EXTISET2 pin short detection. | |
| 1 | Outputs based on ISETSHCNT[1:0] setting are | |
| ' | latched until writing ERRCLR = 1. Please refer | |
| | detailed information on ISETCNT register | |
| | description. | |

bit[5] AUTOOFF

Please set this register in initial setting.

Table 19. AUTOOFF Setting

| Table 10.7 to 10 of 1 colling | | | | |
|-------------------------------|---|--|--|--|
| AUTOOFF | operation | | | |
| 0 | Normal | | | |
| 1 | Target channel is disabled automatically when "LED open error" is detected. | | | |

bit[4] ERRCLR

Table 20. ERRCLR Setting

| ERRCLR | operation |
|--------|---|
| 0 | Normal |
| 1 | This register clears error status registers the EXTISET1 pin and the EXTISET2 pin short detection (ISETSHERR when ISETLAT = H), LED open protection (LOPERR when LOPLAT = H), UART CRC error (CRCERR when CRCERLAT = H), UVLO protection (UVLOTSDERR), Cathode short protection (CATHERR) and UART WDT protection (WDTERR). This register returns to "0" automatically. |

bit[3] RESERVED

bit[2] CRCERLAT

Please set this register in initial setting.

Table 21. CRCERLAT Setting

| CRCERLAT | operation |
|----------|--|
| 0 | Normal (Auto-release) |
| 1 | Enable latch condition for UART CRC detection. This setting latches detection in the FAILB pin output "Low" and "CRC error" status register (CRCERR) until writing "1" in ERRCLR register. |

bit[1] LSHLAT

Please set this register in initial setting.

Table 22. LSHLAT Setting

| | Table 22: EeriEr (1 Cetting | | | | | |
|---------|-----------------------------|--|--|--|--|--|
| AUTOOFF | LSHLAT | LED Channel Control | Operation | | | |
| 0 | 0 | Must set register LEDEN[x] = 0 via | FAILB output (Low) and "LED short error" status register (LSHERR[x]) returns to normal condition after error isreleased. | | | |
| 0 | 1 | UART to disable target channel | FAILB output (Low) and "LED sho error" status register (LSHERR[x]) | | | |
| 1 | * | LEDEN[x] = 0 automatically after detection | are latched until writing '1' in ERRCLR register. | | | |

x: error channel number -1

bit[0] LOPLAT

Please set this register in initial setting.

Table 23. LOPLAT Setting

| AUTOOFF | LOPLAT | LED Channel Control | Operation |
|---------|--------|---|--|
| 0 | 0 | | Normal (auto-release) |
| 0 | 1 | Must set register LEDEN[x] = 0 via UART to disable target channel | Enable latch condition for LED Open detection. This setting latches the detection in the FAILB pin output "Low" and "LED open error" status register (LOPERR[x]) are latched until writing "1" in ERRCLR register. |
| 1 | * | LEDEN[x] = 0 automatically after detection | The FAILB pin output and LOPERR status register is released automatically with LED Channel disable. |

x: error channel number -1

Address 0x08h: SYSSET5 ERROR output mask setting register [Read/Write] initial value 0x00h bit No bit[6] bit[5] bit[4] bit[3] bit[1] bit[7] bit[2] bit[0] Name **RESERVED RESERVED** CATHEN TSDWEN WDTEN LOPEN Initial 0 0 0 0 0 0 0 value

Update: immediately

These data in register is updated to the newest data immediately when the new data is written. CATHEN returns "0" automatically.

Bit[5:4] RESERVED

Bit[3] CATHEN

Please set this register in initial setting.

Table 24. CATHEN Register

| | Table 24. Of the land the glater |
|--------|---|
| CATHEN | Operation |
| 0 | Cathode short protection is disabled. |
| | Cathode short protection is enabled. Enable |
| | this function at initialization and the device |
| | monitors "Cathode short error" after 10 ms. If it |
| | detects the error, it sets CATHERR status |
| 1 | register and the FAILB pin output "Low". This |
| | register automatically returns "0" after |
| | monitoring. CATHERR status register is |
| | latched automatically. When CATHEN = 1, |
| | "LED open protection" is disabled. |

Bit[2] TSDWEN

Please set this register in initial setting.

Table 25. TSDWEN Register

| TSDWEN | Operation |
|--------|---|
| 0 | TSD Warning protection is disabled. |
| | TSD Warning protection is enabled. If it |
| | detects error, It sets TSDW status register and |
| 1 | the FAILB pin output "Low". This register |
| | setting does not release the protection status |
| | when it is already detected. |

bit[1] WDTEN

Please set this register in initial setting.

Table 26. WDTEN Register

| WDTEN | operation |
|-------|--|
| 0 | Watch Dog Timer for UART is disabled. |
| 1 | Watch Dog Timer for UART is enabled. If it detects disconnection over 100 ms (Typ), It sets WDTERR status register and the FAILB pin output "Low". This register setting does not release the protection status when it is already detected. |

bit[0] LOPEN

Please set this register in initial setting.

Table 27. LOPEN Register

| | · · · · · · · · · · · · · · · · · · · |
|-------|---|
| LOPEN | operation |
| 0 | LED open protection is disabled. |
| 1 | LED open protection is enabled. If it detects error, It sets LOPERR status register and the FAILB pin output "Low". This register setting does not release the protection status when it is already detected. |

| Address 0x09 | h: LEDSHENL | . ERROR o | ERROR output mask time setting register | | | [Read/Write] | initial | value 0x00h |
|---------------|-------------|------------|---|--------|--------|--------------|---------|-------------|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| Name | | LSHEN[7:0] | | | | | | |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | 11. 4 1 | |

Update: immediately

| Address 0x0Ah: LEDSHENH ERROR output mask time setting registe | | | | | gister | [Read/Write] | initial | value 0x00h |
|--|--------|--------|----------------|--------|--------|--------------|---------|-------------|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| Name | - | - | ISETSHCNT[1:0] | | | LSHEN | N[11:8] | |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Update: immediately

These registers are updated to the newest data immediately when the new data is written.

Addr 0x09h bit[7:0], Addr 0x0Ah bit[3:0] LSHEN[11:0]

This register control "LED short error" protection. This register is assigned each 2 channel.

This only affect protection detection and will not release the protection when already detected. This is for latch conditions.

Table 28. LSHEN Enable Setting

| | Table 20. LSHEN Ellable Setting |
|----------|---|
| LSHEN[n] | Operation |
| n=0 | LED1 and LED2 channel short protection enable |
| n=1 | LED3 and LED4 channel short protection enable |
| n=2 | LED5 and LED6 channel short protection enable |
| n=3 | LED7 and LED8 channel short protection enable |
| n=4 | LED9 and LED10 channel short protection enable |
| n=5 | LED11 and LED12 channel short protection enable |
| n=6 | LED13 and LED14 channel short protection enable |
| n=7 | LED15 and LED16 channel short protection enable |
| n=8 | LED17 and LED18 channel short protection enable |
| n=9 | LED19 and LED20 channel short protection enable |
| n=10 | LED21 and LED22 channel short protection enable |
| n=11 | LED23 and LED24 channel short protection enable |

Table 29. LSHEN Register (n = 0 to 11)

| LSHEN[n] | Operation |
|----------|---|
| 0 | LED Short protection is disabled for LEDn |
| 1 | LED Short protection is enabled for LEDn |

Addr 0x0Ah bit[5:4] ISETSHCNT[1:0]

This register is the output control setting for ISETSH1 and ISETSH2 detection. Please set this register in initial setting.

Table 30. ISETSHCNT Register Setting

| ISETSEL Register | ISETSHCNT Register | Status register | FAILB | LEDEN | EXTISET1 Selector (ISETSEL) | EXTISET2 Selector (LEXTISET2SEL) | | |
|---------------------|-----------------------|--------------------|---------------|-------|-----------------------------|----------------------------------|--|--|
| 0 | - | | Internal ISET | | | | | |
| 1 | 0 | Н | L | - | - | - | | |
| 1 | 1 | Н | L | L | - | - | | |
| 1 | 2 | Н | L | - | L(Note 1) | L(Note 2) | | |
| 1 | 3 | Not used | | | | | | |

This table shows the state of the outputs when EXTISET1 and EXTISET 2 short is detected. "-" not affected

(Note 1) When detected, output state is latched until ERRCLR is sent. This function is not dependent on ISETLAT setting.

For Latch function via ISETLAT setting, output conditions corresponding to ISETSHCNT setting are latched when protection is detected. Latched condition is cleared by system reset or sending ERRCLR.

(Note 2) When IC is at LIMPHOME mode and ISET Short is detected, change ISET selector from external (EXTISET1/EXTISET2) to internal. This function is not dependent on ISETLAT setting. Latched condition is cleared by system reset or sending ERRCLR.

| Address 0x0E | 3: LEDSHTH0 | 102 LEI | Short Detec | tion Voltage f | or LED1 and I | _ED2 [Read / \ | Write] initia | ıl value 0x00h |
|---------------|------------------|---------|-------------|----------------|---------------|--------------------------|---------------|----------------|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| Name | LEDSHTH0102[7:0] | | | | | | | |
| Initial value | 0 0 0 0 0 0 0 0 | | | | | | 0 | |
| · | | | | | | I local at a discourse a | 11 - 4 - 1 | |

Update:immediately

These register data in updated to the newest data immediately when the new data is written. Please set this register in initial setting.

Table 31. LED Short Detection Voltage

| 10,010 0 11 == | B chart Bateation valuage |
|----------------|--------------------------------|
| LEDSHTH0102 | Detection voltage (VLEDSH) [V] |
| 0 to 15 | 0.93 |
| 16 | 1.00 |
| 17 | 1.05 |
| - | - |
| n | (15 / 256) x (n + 1) |
| - | - |
| 251 | 14.77 |
| 252 | 14.82 |
| 253 | 14.88 |
| 254 | 14.94 |
| 255 | 15.00 |
| | |




Figure 41. LED Pin Protection Circuit Image

Address 0x0C to 0x16: LEDSHTHx (x = 0304 to 2324)

This register is used to make LED Short detection voltage setting for LED3 to LED24. The setting procedure is the same as that for LED1 with Address set to 0x0B.

Address 0x17h: DENVOLT DEN Threshold voltage setting register [Read/Write] initial value 0x00h bit No bit[6] bit[4] bit[3] bit[1] bit[0] bit[7] bit[5] bit[2] PWMFREQ[1:0] Name **RESERVED** DENVOLT[3:0] Initial value 0 0 0 0 0 0 0 0

Update: immediately

These data in register is updated to the newest data immediately when the new data is written.

bit[7:0] RESERVED

bit[5:4] PWMFREQ[1:0]

This register setting determines the LED output frequency.

This setting is also applicable to PWMTIM.

Table 32. PWM Frequency Setting

| PWMFREQ[1:0] | LED PWM Dimming Frequency ^(Note 1) |
|--------------|---|
| 0x0h | 488 Hz (Typ) |
| 0x1h | 976 Hz (Typ) |
| 0x2h | 1952 Hz (Typ) |
| 0x3h | 3904 Hz (Typ) |

(Note 1) The frequency indicated above is based on 18 MHz (Typ) system clock. It may vary depending on internal clock frequency.

bit[3:0] DENVOLT[3:0]

When $V_{\text{IN}} < V_{\text{IN_DEN}}$, IC cannot detect LED open detection (LEDOP). $V_{\text{IN_DEN}}$ can be defined by setting register and set by the following table.

Table 33. DENVOLT Register

| DENVOLT[3:0] | V _{IN_DEN} detection voltage [V] | | | | |
|--------------|---|--|--|--|--|
| 0x0h | | | | | |
| 0x1h | | | | | |
| 0x2h | 4.5 | | | | |
| 0x3h | | | | | |
| 0x4h | | | | | |
| 0x5h | 5.0 | | | | |
| 0x6h | 6.0 | | | | |
| 0x7h | 7.0 | | | | |
| 0x8h | 8.0 | | | | |
| 0x9h | 9.0 | | | | |
| 0xAh | 10.0 | | | | |
| 0xBh | 11.0 | | | | |
| 0xCh | 12.0 | | | | |
| 0xDh | 13.0 | | | | |
| 0xEh | 14.0 | | | | |
| 0xFh | 15.0 | | | | |

| Address 0x18h: PWMDLY0102 | | | PW | M delay setti | ng | [Read/Write] | initial | value 0x00h |
|---------------------------|-----------------------------|------|-------|---------------|--------|--------------|---------|-------------|
| bit No | bit[7] bit[6] bit[5] bit[4] | | | | bit[3] | bit[2] | bit[1] | bit[0] |
| Name | | PWMI | DLY02 | | | PWMI | DLY01 | |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Update: Immediately

The data in register is updated to the newest data immediately when the new data is written. Please set this register in initial setting.

This register is used to set phase shift/delay width for PWM light modulation in a total of 4-bit.

Table 34. PWMDLY Register

| TUDIC UT. | I WINDLI Negistei |
|--------------------------------|----------------------|
| PWMDLY01[3:0] PWMDLY02[3:0] | LED Delay Width [μs] |
| 0x0h | 24 |
| 0x1h | 32 |
| 0x2h | 40 |
| 0x3h | 48 |
| 0x4h | 56 |
| 0x5h | 64 |
| 0x6h | 72 |
| 0x7h | 80 |
| 0x8h | 88 |
| 0x9h | 96 |
| 0xAh | 104 |
| 0xBh | 112 |
| 0xCh | 120 |
| 0xDh | 128 |
| 0xEh | 136 |
| 0xFh | 144 |

Address 0x19h to 0x23h: PWMDLYx (x = 0304 to 2324)
This register is used make setting for PWM delay width setting for LED3 to LED24. The setting procedure is the same as that for LED1 with Address set to 0x18h.

| Address 0x24h: DCDIM0102 | | 2 | DC Current Setting for CH1,2 | | | [Read/Write] | initial v | value 0xFFh |
|--------------------------|--------|--------|------------------------------|--------|--------|--------------|-----------|-------------|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| Name | | DCDIM | 102[3:0] | | | DCDIM | 01[3:0] | |
| Initial value | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| • | | | | | | | 11. 4. 1 | |

Update: immediately

The data in register is updated to the newest data immediately when the new data is written. Please set this register in initial setting.

Table 35. DCDIM Register

| | • |
|------------------------------|--------------------------|
| DCDIM01[3:0] DCDIM02[3:0] | LED current setting [mA] |
| 0x0h | 3.75 |
| 0x1h | 7.50 |
| 0x2h | 11.25 |
| 0x3h | 15.00 |
| 0x4h | 18.75 |
| 0x5h | 22.50 |
| 0x6h | 26.25 |
| 0x7h | 30.00 |
| 0x8h | 33.75 |
| 0x9h | 37.50 |
| 0xAh | 41.25 |
| 0xBh | 45.00 |
| 0xCh | 48.75 |
| 0xDh | 52.50 |
| 0xEh | 56.25 |
| 0xFh | 60.00 |

Address 0x25h to 0x2Fh: DCDIMx (x = 0304 to 2324)

This register is used to make DC current setting for LED3 to LED24. The setting procedure is the same as that for LED1 with Address set to 0x24h.

The data in register is updated to the newest data immediately when the new data is written.

| Address 0x30h: PWMOUTL | | _ | PWM output | enable setting | j 1 | [Read/Write] | initial v | value 0x00h | |
|------------------------|--------|---------------|------------|----------------|------------|--------------|-----------|-------------|--|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] | |
| Name | | PWMOUTEN[7:0] | | | | | | | |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | | | | | Lindata DIM | N 4 | | |

Update: PWM

| Address 0x31 | h: PWMOUT | И | PWM output | enable setting | , 2 | [Read/Write] | initial v | value 0x00h | |
|---------------|-----------|----------------|------------|----------------|------------|--------------|-----------|-------------|--|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] | |
| Name | | PWMOUTEN[15:8] | | | | | | | |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | | | | | | | | |

Update: PWM

| Address 0x32h: PWMOUTH | | | PWM output | enable setting | j 3 | [Read/Write] | initial | alue 0x00h |
|------------------------|--------|---|------------|----------------|-----|--------------|---------|------------|
| bit No | bit[7] | bit[7] bit[6] bit[5] bit[4] bit[3] bit[2] bit[1] bit[0] | | | | | | bit[0] |
| Name | | PWMOUTEN[23:16] | | | | | | |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Update: PWM

| Address 0x33 | h: DIMSET01 | PWM dut | y or DC dimn | ning setting fo | or LED1 | [Read/Write] | initial | value 0x00h |
|---------------|-------------|---------------|--------------|-----------------|---------|--------------|---------|-------------|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| Name | | DIMSET01[7:0] | | | | | | |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| <u> </u> | | | | | | 11 1 1 DW | | |

Update: PWM

The register data is updated to the newest data when the next PWM signal rises up after the data is written.

This register is used to make setting of pulse duty for PWM light modulation in a total of 8-bits in PWM dimming mode.

Table 36. DIMSET Register

| DIMMODE | PWMOUTEN[0] | DIMSET01[7:0] | PWM Duty | DC current | |
|---------|-------------|----------------|--------------------------------------|------------------------|--|
| | 0 | 0x00h to 0xFFh | 0.0 % | | |
| | | 0x00h | 0.4 % | | |
| | | 0x01h | 0.8 % | | |
| | | 0x02h | 1.2 % | | |
| 0 | | 0x03h | 1.6 % | DCDIM01[3:0] register | |
| 0 | 1 | - | - | setting | |
| | | XX | (xx + 1) / 256 | | |
| | | - | - | | |
| | | 0xFEh | 99.6 % | | |
| | | 0xFFh | Normally set to High (Duty 100 %) | | |
| | 0 | 0x00h to 0xFFh | 0 % | 0.23 mA | |
| | | 0x00h | | 0.23 mA | |
| | | 0x01h | | 0.47 mA | |
| | | 0x02h | | 0.70 mA | |
| 1 | | 0x03h | | 0.94 mA | |
| | 1 | - | 100 % | - | |
| | | XX | | (xx + 1) / 256 x 60 mA | |
| | | - | | - | |
| | | 0xFEh | | 59.77 mA | |
| | | 0xFFh | | 60.00 mA | |

Address 0x34h to 0x4Ah: DIMSETx (x = 02 to 24)

This register is used to make setting of PWM pulse width for LED2 to LED24. The setting procedure is the same as that for LED1 with Address set to 0x33h.

| Address 0x4E | B: LSHERRL | LED1 to L | | | | | ial value 0x00 |)h |
|---------------|------------|-------------|--------|--------|--------|-----------|----------------|--------|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| Name | | LSHERR[7:0] | | | | | | |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | Update: - | | _ |

| Address 0x40 | : LSHERRM | LED9 to L | ED16 pin sho | rt errors stati | ıs | [Read] init | ial value 0x00 |)h |
|---------------|-----------|--------------|--------------|-----------------|--------|-------------|----------------|--------|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| Name | | LSHERR[15:8] | | | | | | |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | Update: - | | |

| Address 0x4E |): LSHERRH | LED17 to | LED24 pin sh | ort error statu | IS | [Read] init | ial value 0x00 |)h |
|---------------|------------|---------------|--------------|-----------------|--------|-------------|----------------|--------|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| Name | | LSHERR[23:16] | | | | | | |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| · | | | | | | 11 1 (| | |

Update: -

The register data is updated to the newest data immediately when the data ("LED short error") is detected.

| | Table 37. LED Short Error Status (n = 1 to 24) | | | | | | |
|---|---|----------------------------------|--|--|--|--|--|
| | LSHERR[n-1] | status | | | | | |
| | 0 | Normal | | | | | |
| | 1 | Detect error ^(Note 1) | | | | | |
| (| (Note 1) How to return "0" for status register. | | | | | | |

AUTOOFF = 0, LSHLAT = 0 : (n = 1 to 24)

Please set LEDEN[n-1] = 0 or PWMOUTEN[n-1] = 0 to release error channel and status register.

AUTOOFF = 0, LSHLAT = 1 : (n = 1 to 24)

Please set LEDEN[\dot{n} -1] = 0 or PWMOUTEN[\dot{n} -1] = 0 to release error channel.

Please set ERRCLR = 1 to clear status register

AUTOOFF = 1, LSHLAT = 0/1 : (n = 1 to 24)

Please set ERRCLR = 1 to clear status register (Operates LEDEN[n-1] = 0 automatically)

Please refer timing chart of error control.

| Address 0x4E | h: LOPERRL | | LED1 to LED | B open error s | status | [Read] | initial | value 0x00h |
|---------------|------------|-------------|-------------|----------------|--------|-----------|---------|-------------|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| Name | | LOPERR[7:0] | | | | | | |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| , | | | | | | Update: - | | |

| Address 0x4F | 4Fh: LOPERRM LED9 to LED16 open error sta | | | | | [Read] | initial v | value 0x00h |
|---------------|---|--------------|--------|--------|--------|--------|-----------|-------------|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| Name | | LOPERR[15:8] | | | | | | |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Update: -

| Address 0x50 | h: LOPERRH | : LOPERRH LED17 to LED24 open error status [Rea | | | | | initial | value 0x00h |
|---------------|------------|---|--------|--------|--------|--------|---------|-------------|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| Name | | LOPERR[23:16] | | | | | | |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Update:

The register data is updated to the newest data immediately when the data ("LED open error") is detected.

Table 38. LOPERR Register (n = 1 to 24)

| LOPERR[n-1] | status |
|-------------|----------------------------------|
| 0 | Normal |
| 1 | Detect error ^(Note 1) |

(Note 1) How to return "0" for status register.

AUTOOFF = 0, LOPLAT = 0: (n = 1 to 24)

Set LEDEN[n-1] = 0 or PWMOUTEN[n-1] = 0 to release error channel and status register.

AUTOOFF = 0, LOPLAT = 1: (n = 1 to 24)

Set LEDEN[n-1] = 0 or PWMOUTEN[n-1] = 0 to release error channel.

Set ERRCLR = 1 to clear status register.

AUTOOFF = 1, LOPLAT = 0/1: (n = 1 to 24)

Set ERRCLR = 1 to clear status register.

(Operates LEDEN[n-1] = 0 automatically.)

Please refer timing chart of error control.

| Address 0x51h: UVLOERR CRC and U | | | UVLO,TSD er | ror status | [Read] | in | itial value 0x01h | | |
|----------------------------------|------------------|-----------|-------------|------------|---------|---------|-------------------|--------|------------|
| | bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| | Name | ISETSHERR | RESE | RVED | CATHERR | TSDWERR | WDTERR | CRCERR | UVLOTSDERR |
| | Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Update:

bit[7] ISETSHERR

The register data is updated to the newest data immediately when the data ("ISET short Error") is detected.

Table 39. ISETSHERR Register Setting

| Table | Table 00: TOE FOI LETTI TROGISTED OCTUING | | | | | |
|-----------|---|--|--|--|--|--|
| ISETSHERR | Status | | | | | |
| 0 | Normal (or ISETSEL = 0) | | | | | |
| 1 | Detect ISET Short Error (under 4.7 kΩ) | | | | | |
| ' | when ISETSEL = 1 | | | | | |

Table 40. EXTISET Pin Short Detection Setting

| ISETSEL | ISETLAT | Release condition |
|---------|---------|---|
| 0 | * | Internal ISET setting. This protection is not available. |
| 1 | 0 | ISETSHERR error condition is released when protection is released. When "ISETSHCNT = 2", status register is latched and can be released when "ERRCLR = 1" is set. |
| 1 | 1 | Status condition is released when "ERRCLR = 1" is set |

bit[6:5] RESERVED

bit[4] CATHERR

The register data is updated to the newest data immediately when the data ("Cathode Short Error") is detected.

Table 41. CATHERR Register

| CATHE | RR | Status |
|-------|------|---|
| 0 | Norr | mal |
| 1 | Dete | ect Cathode Short Error ^(Note 1) |

(Note 1) Release "CATHERR" protection by ERRCLR = 1.

CATHEN automatically return "0" after monitoring "cathode short error".

Address 0x51h: UVLOERR - continued

bit[3] TSDW

The register data is updated to the newest data immediately when the data ("TSD warning") is detected.

Table 42. TSDW Register

| TSDW | Status |
|------|--------------------|
| 0 | Normal |
| 1 | Detect TSD warning |

Table 43. TSD Warning Release Condition

| Table 45. TOD Warning Release Condition | | | | | | |
|---|---|--|--|--|--|--|
| TSDWEN | Status | | | | | |
| 0 | It is not available to control status and FAILB output. | | | | | |
| 1 | TSD warning protection is enabled. | | | | | |

bit[2] WDTERR

The register data is updated to the newest data immediately when the data ("UART WDT Error") is detected.

Table 44. WDTERR Register

| WDTERR | Status | |
|--------|-------------------------------------|--|
| 0 | Normal | |
| 1 | Detect UART WDT ^(Note 1) | |

(Note 1) Release "WDTERR" protection by ERRCLR = 1.

bit[1] CRCERR

The register data is updated to the newest data immediately when the data ("CRC error") is detected.

Table 45. CRCERR Register

| Table 10. Of CETTI Trogletor | | | | | |
|------------------------------|--------------------------------|--|--|--|--|
| CRCERR | Status | | | | |
| 0 | Normal | | | | |
| 1 | Detect CRC Error until CRC OK. | | | | |

Table 46. CRC Error Release Condition

| CRCERLAT | Release condition |
|----------|---|
| 0 | CRC OK condition (for Write command) |
| U | releases the status register and FAIL output. |
| 1 | Status Register is released when "ERRCLR = 1" |
| | is set. |

bit[0] UVLOTSDERR

The register data is updated to the newest data immediately when the data ("UVLO or TSD error") is detected.

Table 47. UVLOTSDERR Register

| UVLOTSDERR | Status |
|------------|----------------------------|
| 0 | Normal |
| 1 | Detect UVLO or TSD(Note 2) |

(Note 2) When EN = L, this register is initialized to H. SWRST does not initialize this status register.

UVLOTSDERR is released if "ERRCLR = 1" is set.

| Address 0x52 | 2h: LHDTY010 | 2 LIMPHOM | E2 PWM duty | setting for L | ED1 and LED | 2 [Read/Wr | ite] initial | value 0xFFh |
|---------------|--------------|-----------|-------------|---------------|-------------|------------|--------------|-------------|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
| Name | | LHD | TY02 | | | LHD. | TY01 | |
| Initial value | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Update: PWM

The register data is updated to the newest data when the next PWM signal rises up after the data is written.

This register is used to make setting of pulse duty for PWM light modulation in a total of 4-bits in PWM dimming mode.

Table 48. PWM Duty Setting at LIMPHOME2 (x = 01 to 02)

| | Table 48. PWW Duty Setting at t | |
|--------|---------------------------------|---|
| LHDTYx | PWM Duty Setting for each CH | DC Dimming Setting for each CH |
| 0x0h | OFF | |
| 0x1h | 5 % | |
| 0x2h | 10 % | |
| 0x3h | 15 % | |
| 0x4h | 20 % | |
| 0x5h | 25 % | |
| 0x6h | 30 % | DC Dimming is based on DCDIMv[3:0] |
| 0x7h | 40 % | DC Dimming is based on DCDIMx[3:0] register (DIMMODE = 0) or DIMSETx[7:0] |
| 0x8h | 45 % | register (DIMMODE = 0) of DIMSETX[7.0] |
| 0x9h | 50 % | register (DilvilviODE = 1) |
| 0xAh | 55 % | |
| 0xBh | 60 % | |
| 0xCh | 70 % | |
| 0xDh | 80 % | |
| 0xEh | 90 % | |
| 0xFh | 100 % | |

Address 0x53h to 0x5Dh: LHDTYx (x = 0304 to 2324)

This register is used for PWM duty setting for LED3 to LED24 during LIMPHOME mode. The setting procedure is the same as LED1 and LED2 with address set to 0x52h.

| Address 0x5Eh: | [Read/Write] | | | initial | value 0x03h | | | |
|----------------|--------------|--------|--------|---------|-------------|--------|--------|--------|
| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |

| bit No | bit[7] | bit[6] | bit[5] | bit[4] | bit[3] | bit[2] | bit[1] | bit[0] |
|---------------|--------|--------|--------|--------|--------|---------|--------------|---------|
| Name | - | - | - | - | - | - | LEXTISET2SEL | LIMPHEN |
| Initial value | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | | | | | | Update: | Immediate | |

bit[1] LEXTISET2SEL

This register is used to select the source for LED current setting operation during LIMPHOME.

Table 49. LED Current Setting Operation at LIMPHOME2

| LEXTISET2SEL | Operation | | | | |
|--------------|---|--|--|--|--|
| | LED current setting operation is based on ISETSEL | | | | |
| 0 | register. It selects either internal current setting or | | | | |
| | using the EXTISET1 pin. | | | | |
| 4 | LED current setting operated using the EXTISET2 pin. | | | | |
| ı | This is operational only during LIMPHOME mode. | | | | |

bit[0] LIMPHEN

This register is used to enable LIMPHOME Mode detection.

Table 50. LIMPHOME2 Enable Setting

| | | Table 50. Livil Howel Linable Setting |
|---|-------------------------------------|--|
| | LIMPHEN | Operation |
| | 0 | LIMP HOME Detection is disabled |
| 1 | | Enter LIMPHOME mode after 1.0 s of no UART |
| ı | access. Refer to LIMPHOME sequence. | |

Timing Chart

1. Dimming

1.1 PWM Delay Setting

Example of PWM behavior for LED1 is shown as follows.

- ILEDx: LEDx pin current (x = 1 to 24)
- Register setting (n = 01 to 24)

DIMSTART = 1

DIMMODE = 0

PWMDLYn[3:0]: refer to PMW Delay Time= $24 \mu s + PWMDLYx[3:0] \times (18 MHz / 144)$ (x = 01 to 24)

Figure 43.

DIMSETn[7:0] = 0x7Fh (50 % Duty)

Other: normal dimming setting

· Internal signal

CLKDIV144: internal clock (18 MHz / 144) PWM base timing: base timing of PWM dimming

1.1.1 PWM Delay Setting




Figure 422. PWM Delay Setting

1.1.2 PWM Delay Setting (Enlarged View)




Figure 433. PWM Delay Setting (Enlarged View)

Dimming – continued

1.2 PWM Diming

Example:

I_{LEDx}: LEDx pin current (x = 1 to 24)

• Register setting (n = 01 to 24)

DIMSTART = 1 DIMMODE = 0 SYNCSET = 1

PWMDLYn[3:0] = 0x0Fh

PWMOUTEN[23:0] = 0x0000000h DIMSETn[7:0] = 0x7Fh (50 % Duty)

Other: normal dimming setting

Internal signal

pwmouten_buf: PWM output enable setting. This signal is updated at PWM base timing.

dimset01_buf: PWM duty setting. This signal is updated at PWM base timing.

pwmouten_cnt[0]: PWM output enable setting. This signal is updated with a delay of the PWMDLY01

setting from PWM base timing.

dimset01 cont: PWM duty setting. This signal is updated with a delay of the PWMDLY01 setting from

PWM base timing.




Figure 44. Dimming Setting in DIMMODE = 0

This example shows PWM Dimming control, DIMMODE = 0 (PWM Dimming).

- ① Send PWM settings (PWMOUTEN[0], DIMSET01[7:0], via UART) and other Settings like DIMMODE, PWMDLY01[3:0] and DCDIM01[3:0] are updated during initialization.
- ② At internal base PWM rising edge timing (for Leader) or PWMIN rising edge timing (for Follower), transfer data (PWMOUTEN, DIMSET) to buffer to prevent data from changing every base PWM cycles.
- 3 After PWMDLY01[3:0] setting, transfer data (PWMOUTEN[0], DIMSET01[7:0]) to start PWM output control. Control PWM duty based on DIMSET01[7:0] register value and DC dimming based on DCDIM01[3:0] register value.
- ④ Set LED2 = ON (PWMOUTEN[1], DIMSET02[7:0], via UART) and LED3 = ON (PWMOUTEN[2], DIMSET03[7:0], via UART) output at next PWMIN, after writing the corresponding settings.

Dimming – continued

1.3 PWM Dimming (Duty = 100 %)

Examples below show PWM Dimming control, DIMMODE = 0 (PWM Dimming) and duty setting is 100 % (DIMSET = 0xFFh) while having different Leader vs Follower frequency. The timing of the LED output generation is dependent on the timing of the rising edge of PWMIN input. The internal frequency of an Follower device is dependent on PWMIN input as reference signal. PWMIN input in this example is from a Leader device. Faster frequency of Leader device produces faster PWMIN input to Follower device and vice versa.

During PWM synchronization, the Follower device adjust internal clock to be the same as Leader device. In the example below, Leader device has equal frequency vs Follower Device.

Example:

- I_{LEDx}: LEDx pin current (x = 1 to 24)
- Register setting: (n = 01 to 24)
 SYNCSET = 1 (Leader), SYNCSET = 2 (Follower)
 DIMSTART = 1
 DIMMODE = 0
 DIMSETn[7:0] = 0xFFh (100 % Duty)
- Internal signal

PWM counter: this counter generates the PWM control for I_{LED} current.




Figure 45. Dimming at 100 % Duty Setting and Leader device and Follower device has typical frequency

In the example below, Leader device has faster frequency vs Follower Device that resulted to faster PWMIN input. In the Follower device, the timing of LED output is dependent on a faster PWMIN input, the internal counter is restarted in each rising edge of PWMIN signal resulting to the total length of LED output that is shorter than typical.

Example:

- ILEDx: LEDx pin current (x = 1 to 24)
- Register setting: (n = 01 to 24)
 SYNCSET = 1 (Leader), SYNCSET = 2 (Follower)
 DIMSTART = 1
 DIMMODE = 0
 DIMSETn[7:0] = 0xFFh (100 % Duty)
- · Internal signals:

PWM counter: this counter generates the PWM control for ILED current.




Figure 46. Dimming at 100 % Duty Setting and Leader Device has Higher Frequency vs Follower Device

1.3 PWM Dimming (Duty = 100 %) - continued

In the example below, Leader device has slower frequency vs Follower Device that resulted to slower PWMIN input. In the Follower device, the timing of LED output is dependent on a slower PWMIN input, internal counter for the 100 % duty finishes earlier then wait for PWMIN rising edge before restarting resulting to LED output turning off then the LED output continues after receiving PWMIN input.

Example:

- I_{LEDx}: LEDx pin current (x = 1 to 24)
- Register setting: (n = 01 to 24)
 - SYNCSET = 1 (Leader), SYNCSET = 2 (Follower)
 - DIMSTART = 1
 - DIMMODE = 0
 - DIMSETn[7:0] = 0xFFh (100 % Duty)
- · Internal signals:

PWM counter: this counter generates the PWM control for I_{LED} current.




Figure 47. Dimming at 100 % Duty Setting and Leader Device has Lower Frequency vs Follower Device

All UART commands in the figures above are sent with the same timing to observe the length of the LED output. The sequence is as follows,

- ① Send DIMSETn[7:0] = 0xFFh (100 % Duty) via UART. At PWMIN rising edge timing for Follower device, Start LED output control based on DIMSETn[7:0] setting.
- ② Send DIMSETn[7:0] = 0x00h (0 % Duty) via UART. At PWMIN rising edge timing for Follower device, Start LED output control based on DIMSETn[7:0] setting.

1. Diming - continued

1.4 PWMFREQ Setting

Example : (n = 01 to 24) Register setting DIMMODE = 0

PWMOUTEN[23:0] = 0xFFFFFFh DIMSETn[7:0] = 0x7Fh (50 % Duty) Other: normal diming setting




Figure 51. PWMFREQ = 3

PWM Dimming

This example shows PWM Dimming control using different PWMFREQ setting.

In the timing diagram above, PWMFREQ setting must be configured before DIMSTART = H.

After DIMSTART "L to H" will be soft start and dimming starts at succeeding internal PWM cycles.

- (1) PWMFREQ = 0, PWM Dimming frequency is 488 Hz (Typ).
- (2) PWMFREQ = 1, PWM Dimming frequency is 976 Hz (488 Hz x 2).
- (3) PWMFREQ = 2, PWM Dimming frequency is 1952 Hz (488 Hz x 4).
- (4) PWMFREQ = 3, PWM Dimming frequency is 3904 Hz (488 Hz x 8).

Timing Chart - continued

2. ERROR Control

There are the following internal signals on timing charts: (n = 1 to 24) PWM signal for LEDn (High: LED ON, Low: LED OFF). "PWM OH[n-1]" (1)"CLKDIV16" internal clock (divided by 16). (2)"CLKDIV144" internal clock (divided by 144). (3)(4)"TSD IL" TSD signal (Low: error) (5)"SSEND" Soft start mask signal (Low: mask). (6)"WARTSD IL" TSD warning signal (Low: error). "LOPDET IL[n-1]" (7)LED open error signal (Low: error). r_lopdet, r_lshdet, r_wartsd (8)retiming signal. err mskcnt error mask counter. (9)(10)**ERRCLR** ERRCLR register.

Timing chart of each ERROR detection is as follows.

2.1 VINUVLO/VREG5UVLO/VREG3UVLO/TSD

If the device detects TSD, internal digital circuit is reset as shown in the figure. Other error (UVLO) is almost same as this. ERRMASK and SSMASK don't have effect in this protection. During detection, other protection are masked. UVLOTSDERR register is reset to initial value "1". ERRCLR is necessary to release UVLOTSDERR and the FAILB pin.




Figure 52. TSD Detection Function




Figure 53. TSD Detected Function (Enlarged View A)

2.1. VINUVLO/VREG5UVLO/VREG3UVLO/TSD - continued




Figure 54. TSD Released Function (Enlarged View B)

2.2 TSD Warning

If temperature is over 125 °C, It can detect "WARTSD" (WARTSD_IL = Low). During detection, It update FAILB = Low. At release, it update FAILB = High after released. ERRMASK and SSMASK does not have effect in this protection.




Figure 55. TSD Warning Function




Figure 56. TSD Warning Detected Function (Enlarged View A)




Figure 57. TSD Warning Released Function (Enlarged View B)

2.3. LED Short Protection

When $V_{\text{LEDx}} > V_{\text{LEDSH}}$, LED Short Protection is detected and when $V_{\text{LEDx}} < V_{\text{LEDSH}}$, LED Short Protection is released. The detection and release of this protection is shown in

Example:

I_{LEDx}: LEDx pin current (x = 1 to 24)

• Register setting (n = 01 to 24)

DIMSTART = 1 DIMMODE = 0 ERRMASK = 0x2h LSHLAT = 0


DIMSETn[7:0] = 0x7Fh

Other: normal diming setting internal signal CLKDIV16: internal clock (18 MHz / 16)

PWM_OH[1]: Current Driver control signal (High: lighting) for LED2

LSPDET_IL[1]: LED open error signal (low: error) for LED2

err_mskcnt: error mask filter of detection and released for LED short protection



2.3. LED Short Protection - continued




Figure 59. LED Short Protection Function (Enlarged View A)




Figure 60. LED Short Protection (Enlarged View B)

Operation:

When SSEND= 'High' (Soft Start end), PWM_OH[1] = 'High' and LSPDET_IL[1] = 'Low' (LED short protection) is detected, ERRMASK starts counting with CLKDIV16 (err_mskcnt_r) from the rise-edge of PWM_OH[1]. When the set value (0x03h) is reached, FAIL is set to 'Low', i.e. ERROR is detected.

When ERROR is detected and PWM_OH[1] = 'High' and LSPDET_ID[1] = 'High', ERRMASK starts counting with CLKDIV16 (err_mskcnt_r) from the rise-edge of PWM_OH[1]. When the set value (0x03h) is reached, FAILB is set to 'High', i.e. It release the ERROR condition.

2.4 LED Open Protection

When $V_{LEDx} < 0.3 \text{ V (Typ)}$ LED Open protection is detected and when $V_{LEDx} > 0.3 \text{ V (Typ)}$ LED Open protection is released. The detection and release of this protection is shown in Figure 61.

Example:

- I_{LEDx}: LEDx pin current (x = 1 to 24)
- Register setting (n = 01 to 24)

DIMSTART = 1

DIMMODE = 0

ERRMASK = 0x2h

LOPLAT = 0

DIMSETn[7:0] = 0x7Fh

Other: normal diming setting internal signal

CLKDIV16: internal clock (18 MHz / 16)

PWM_OH[1]: Current Driver control signal (High: lighting) for LED2

LOPDET_IL[1]: LED open error signal (low: error) for LED2

err_mskcnt: error mask filter of detection and released for LED open detection




Figure 61. LED Open Protection Function




Figure 62. LED Open Protection Function (Enlarged View A)

Operation:

When SSEND = "High" (Soft Start end), PWM_OH[1] = "High" and LOPDET_IL[1] = "Low" (LED open protection) is detected, ERRMASK starts counting with CLKDIV16 (err_mskcnt) from the rise-edge of PWM_OH[1]. When the set value (0x03h) is reached, FAIL is set to "Low", i.e. ERROR is detected.

When ERROR is detected and PWM_OH[1] = "High" and LOPDET_ID[1] = "High", ERRMASK starts counting with CLKDIV16 (err_mskcnt) from the rise-edge of PWM_OH[1]. When the set value (0x03h) is reached, FAILB is set to "High", i.e. It release the ERROR condition.

2.4. LED Open Protection - continued

Example: Low width error case, Register setting: ERRMASK[3:0] = 0x02h, LOPLAT = 0




Figure 63. LED Open Protection Mask Function




Figure 64. LED Open Protection Masked (Enlarged View A)




Figure 65. LED Open Protection (Enlarged View B)

2.5 LED Cathode Short Protection

Write CATHEN = 1 via UART to use cathode short protection.

It will monitor the LED pin voltage after 10 ms. If this voltage less than 0.3 V (Typ), it detects "cathode short error". This condition is the same as LED Open detection, during the 10 ms counting, LED Open protection cannot be detected.




Figure 66. LED Cathode Short Protection (Error)




Figure 67. LED Cathode Short Protection (No Error)

2.6 UART WDT

This device has watch-dog timer (WDT) for UART communication when WDTEN register is set to "High". It detects WDT Error when there is no activity for 100 ms in UART interface (RX line). When detected, this protection will set WDTERR Status register to "High" and FAILB output is latched to "Low". This condition is latched until "ERRCLR" is sent via UART to release this condition.

Example1: WDT protection detection




Figure 68. WDT Protection

- ① Set WDTEN = H, this setting enables WDT error detection.
- ② Any UART command with CRC OK resets the watch dog counter.
- 3 No CRC OK is received within 100 ms, WDT Error is detected. It sets WDTERR status register to "High" and the FAILB pin output to "Low".
- ④ Send UART Read to Status registers.
- 5 WDTERR status register and FAILB are cleared when ERRCLR is received.

Register Settings:

WDTEN register = 1




Figure 69. WDT Protection with CRC Error

- ① UART command received with CRC OK resets the watch dog counter.
- ② UART command with CRC error is detected, CRCERR status register is set to "High" and FAILB to "Low".
- No CRC OK is received within 100 ms, WDT Error is detected. It sets WDTERR status register to "High" and FAILB is already "low" since CRC Error is detected.
- 4 Send UART Read to Status registers.
- WDTERR status register, CRC Error Register and the FAILB pin output are cleared when ERRCLR is received.

2.7 ISET Short Protection

When ISETSEL is High, user can use external resistor to set the ISET current. ISET Short protection is detected when $R_{\text{EXTISET1}} < 20 \text{ k}\Omega$ (Typ). When protection is detected continuously for 56 μs (Typ), it sets ISETSHERR status register to High and FAILB output to Low. After released continuously for 56 μs (Typ), it clears status register (ISETSHERR = Low) and FAILB = High.

Depending on ISETSHCNT register setting, output LED or ISETSEL (internal/external selector) can be controlled when ISETSH Error is detected. When ISETSEL is "Low", this function is not active.

This protection is not affected by ERRMASK and SSMASK.

```
Register Settings: (x = 01 to 24)

DIMSTART = 1

DIMMODE = 0

DIMSETx[7:0] = 0x7Fh (50 % Duty)

ISETSEL register = 1

ISETSHCNT register = 0x0h or 0x3h

ISETLAT register = 0
```




Figure 70. Operation when ISETLAT = 0 and ISETSHCNT = 0

The operation in the diagram above shows the default operation of ISETSH error detection with ISETSHCNT register = 0 and ISETLAT register = 0. Status register and the FAILB pin output can be monitored in this operation. When the protection is released, status register and the FAILB pin output are released.

```
Register Settings: (x = 01 to 24)

DIMSTART = 1

DIMMODE = 0

DIMSETx[7:0] = 0x7Fh (50 % Duty)

ISETSEL register = 1

ISETSHCNT register = 0x1h

ISETLAT register = 1
```




Figure 71. Operation when ISETLAT = 0 and ISETSHCNT = 1

The operation in the diagram above shows the default operation of ISETSH error detection with ISETSHCNT register = 1 and ISETLAT register = 0. Status register and the FAILB pin output can be monitored in this operation. When ISETSH error is detected, LED output turns off. When the protection is released, LED output turns on, status register and FAILB output is released.

2.7 ISET Short Protection - continued

Register Settings: (x = 01 to 24)
DIMSTART = 1
DIMMODE = 0
DIMSETx[7:0] = 0x7Fh (50 % Duty)
ISETSEL register = 1
ISETSHCNT register = 0x2h
ISETLAT register = 0 or 1




Figure 72. Operation when ISETLAT = 0 or 1 and ISETSHCNT = 2

The operation in the diagram above shows the default operation of ISETSH error detection with ISETSHCNT register = 2 and ISETLAT register = 0. Status register and the FAILB pin output can be monitored in this operation. When ISETSH error is detected, it changes the input selector for LED current setting (ISETSEL) from external to internal source. ERRCLR is necessary to clear this condition. Release condition for 56 µs (Typ) will not release the protection. Upon executing clear condition, input selector for ISET (ISETSEL) returns from internal to external.

Register Settings: (x = 01 to 24)
DIMSTART = 1
DIMMODE = 0
DIMSETx[7:0] = 0x7Fh (50 % Duty)
ISETSEL register = 1
ISETSHCNT register = 0x0h o 0x3h
ISETLAT register = 1




Figure 73. Operation when ISETLAT = 1 and ISETSHCNT = 0

The operation in the diagram above shows the operation of ISETSH error detection with ISETSHCNT register = 0 and ISETLAT register = 1. Status register and the FAILB pin output can be monitored in this operation. Sending ERRCLR is necessary to clear the status register and the FAILB pin output.

2.7 ISET Short Protection - continued

Register Settings: (x = 01 to 24)
DIMSTART = 1
DIMMODE = 0
DIMSETx[7:0] = 0x7Fh (50 % Duty)
ISETSEL register = 1
ISETSHCNT register = 0x1h
ISETLAT register = 1




Figure 74. Operation when ISETLAT = 1 and ISETSHCNT = 1

The operation in the diagram above shows the default operation of ISETSH error detection with ISETSHCNT register = 1 and ISETLAT register = 1. Status register and the FAILB pin output can be monitored in this operation. When ISETSH error is detected, LED turns off. Sending ERRCLR is necessary to clear the LED output, status register and the FAILB pin output.

Sequence

1. Start-up Sequence




Figure 75. Starting Sequence for Normal Operation

When you light the LED by general UART control, please follow the below sequence.

- ① Input power supply in the VIN pin.
- 2 Launch the EN pin from "Low" to "High", the VREG5 and VREG3 pins are generated.
- Write initial setting from address 0x01h to 0x17h.
 Write ERRCLR, to release FAILB. If you write CATHEN, it start to operate cathode short error.
- 4 Write initial setting from address 0x18h to 0x2Fh.
- Write initial setting from address 0x30h to 0x4Ah.
- 6 Write SYNCSET register to 10b.
- All device starts dimming at same timing.
- ® Operate dimming control for each channel.
- 9 Dimming is stopped.
- Stop input power supply in the VIN pin.

Sequence - continued

2. PWM Synchronization Sequence

Sequence (x = 01 to 24)
DUT1 (Leader):
SYNCSET register = 0x1h (Leader)
DIMSETx[7:0] = 0x7Fh (50 % Duty)

DUT2 (Follower):
SYNCSET register = 0x2h (Follower)
DIMSETx[7:0] = 0x7Fh (50 % Duty)




Figure 76. PWM Synchronization Operation

When it synchronize PWM phase with other device, please follow the sequence below.

- ① Write SYNCSET register for Leader device. Leader starts to output reference signal from PWMOUT.
- Write SYNCSET register for Follower device. Follower devices start to monitor PWMIN to adjust internal oscillator.
- When it detects unstable clock condition in Follower devices, PWMFSYNC register = 1. Meaning, internal clock of the Follower device is not yet synchronized to Leader clock. During this time, it is possible to send UART command to read the status of PWMFSYNC, however, internal frequency adjusting stops during UART communication.
- Write PWMPSYNC and DIMSTART register after clock is already stable. PWMPSYNC command triggers all device to lock the phase of the PWM generation. DIMSTART command triggers all device to start LED output.

Sequence - continued

3. Error Sequence

3.1 Protection Sequence for "LED Open Error" without LOPLAT

Example: Register Settings (x = 01 to 24)
AUTOOFF register = 0
LOPLAT register = 0
LOPEN register = 1
DIMMODE= 0
DIMSETx[7:0] = 0x7Fh (50 % Duty)

Detected "LED open error" in LED1: (n = 1 to 24)




Figure 77. Error Sequence for "LED Open Error" without LOPLAT

- "LED Open Error" is detected after ERRASK time. If Error condition is released before ERRMASK time setting is reached, Error condition is not detected in FAILB and status register.
- ② In error detection, corresponding status register (LOPERR) is updated and FAILB = Low.
- ③ MCU received FAILB = Low condition and issues a read command to status registers (0x4Bh to 0x51h).
- 4 After confirming status, MCU issues write command to set "LEDEN[0] = 0" to affected "Error Channel" for protection.
- ⑤ "Error register" and FAILB return to normal condition.
- 6 Corresponding channel output PWMn = Low.

Note: MCU cannot detect Error condition if "error condition" is cleared before reading "error register".

3.2 Protection Sequence for "LED Open Error" with LOPLAT

Example: Register Settings (x = 01 to 24)
AUTOOFF register = 0
LOPLAT register = 1
LOPEN register = 1
DIMMODE = 0
DIMSETx[7:0] = 0x7Fh (50 % Duty)

Detected "LED open error" in LED1: (n = 1 to 24)




Figure 78. Error Sequence for "LED Open Protection" with LOPLAT

- "LED Open Error" is detected after ERRASK time.
 If Error condition is released before ERRMASK time setting is reached, Error condition is not detected in FAILB and status register.
- ② In error detection, corresponding status register (LOPERR) is updated and FAILB = Low.
- 3 MCU received FAILB = Low condition and issues a read command to status registers (0x4Bh to 0x51h).
- 4 After confirming status, MCU issues write command to set "LEDEN[0] = 0" to affected "Error Channel" for protection.
- (5) Corresponding channel outputs PWMn = Low.
- 6 MCU issues a write command to set "ERRCLR = 1" to release "latch condition".
- "Error register" and the FAILB pin output return to normal condition after setting "ERRCLR = 1".

3.3 Protection Sequence for "LED Open Error" with AUTOOFF

Example: Register Settings (x = 01 to 24)
AUTOOFF register = 1
LOPLAT register = 0
LOPEN register = 1
DIMMODE = 0
DIMSETx[7:0] = 0x7Fh (50 % Duty)

Detected "LED open error" in LED1: (n = 1 to 24)




Figure 79. Error Sequence for "LED Open Protection" with AUTOOFF

- ① "LED Open Error" is detected after ERRMASK time. If Error condition is released before ERRMASK time setting is reached, Error condition is not detected in FAILB and status register.
- ② In error detection, corresponding status register (LOPERR) is updated and FAILB = Low.
- ③ Corresponding "LEDEN[0] = 0" of "Error channel" is released automatically due to AUTOOFF Setting.
- ④ Corresponding channel outputs PWMn = Low.
- MCU reads "Error register" after MCU receives FAILB = Low condition.
- 6 MCU issues a write command to set "ERRCLR = 1" to release "Latch condition" and another write command to set "LEDEN[0] = 1".
- (T) "Error register" and the FAILB pin output return to normal condition after "ERRCLR = 1".
- (8) "LEDEN[0] = 1" and PWM output recovered after "ERRCLR = 1".

3.4 Protection Sequence for "LED Short Error" without LSHLAT

Example: It detects "LED short error" in LED1.




Figure 80. Error Sequence for "LED Short Protection" without LSHLAT

- ① It detecs "LED short error" after ERRMASK time.
 - If Error condition is released in this timing, it outputs High from FAILB after ERRMASK.
- 2 it outputs Low from FAILB and update "error register".
- MCU reads "Error register" after MCU receives FAILB = Low condition.
- (4) MCU writes "LEDEN[0] = 0" to "Error Channel" for protection.
- 5 It doesn't output PWM.
 - It releases "Error register" and FAILB.

MCU can't detect Error condition if "error condition" is cleared before reading "error register".

3.5 Protection Sequence for "LED Short Error" without AUTOOFF

Example: It detects "LED short Error" in LED1.




Figure 81. Error Sequence for "LED Short Protection" without ERRLAT

- ① It detects "LED short error" after ERRMASK time.
 - If Error condition is released in this timing, it keeps Low in FAILB and "Error register".
- ② It outputs Low from FAILB and update "error register".
- (3) "LEDEN[0] = 0" of "Error Channel" for protection condition released automatically.
- 4 It ouputs PWM = Low.
- MCU reads "Error register" after MCU receives FAILB = Low condition.
- 6 MCU writes "ERRCLR = 1" for releasing "Latch condition".
- (7) "Error register" and FAILB return normal condition after "ERRCLR = 1".
- \$ "LEDEN[0] = 1" and PWM output recovered after "ERRCLR = 1".

3.6 Protection Sequence for "CRC Error" without CRCERLAT

Example:
Register Setting
CRCERLAT register = 0
Detected "CRC Error".




Figure 82. CRC Error Sequence for UART without CRCERLAT

- ① "CRC Error" is detected due to a communication error in the UART command.
- ② In error detection, status register (CRCERR) is updated and FAILB = Low.
- MUC issues read "Error register" after MCU receiving FAILB = Low condition. Read Command does not clear CRC Error status.
- ④ If MCU write data of "CRC OK", it outputs FAILB = High and update error register.

3.7 Protection Sequence for "CRC Error" with CRCERLAT

Example:
Register Setting
CRCERLAT register = 1
"CRC Error" is detected.




Figure 83. CRC Error Sequence with CRCERLAT

- ① "CRC Error" is detected due to a communication error in the UART command.
- ② In error detection, status register (CRCERR) is update and FAILB = Low.
- ③ MCU reads "Error register" after MCU receives FAILB = Low condition.
- 4 Read Command does not clear CRC Error status.
- MCU writes "ERRCLR = 1" to release "Latch condition".
 "Error register" and the FAILB pin return normal condition after "ERRCLR = 1".

3.8 Protection Sequence for "UART WDT Error"

Example:
Register Setting
WDTEN register = 1
It detects "UART WDT Error".




Figure 84. Error Sequence for WDT

- ① "UART WDT Error" is detected over 100 ms after last UART access.
- ② In error detection, Error register (WDTERR) and FAILB = Low.
- 3 MCU read "Error register" after MCU receiving FAILB = Low condition and is automatically latched.
- 4 MCU writes "ERRCLR = 1" to release "Latch condition".
- (5) "Error register" and the FAILB pin return normal condition after "ERRCLR = 1".

Note: MCU cannot detect Error condition if "error condition" is cleared before reading "error register".

3.9 Protection Sequence for "Cathode Short Error"

Example: "Cathode short error" is detected during turn on.





Figure 85. Error Sequence for "Cathode Short Error" without ERRLAT

- ① MCU writes to CATHEN register to start checking for "Cathode Short Error".
- "Cathode Short Error" is detected after 10 ms.
 Status register (CATHERR) is updated and FAILB = Low.
- ③ MCU read "Error register" after MCU receiving FAILB = Low condition.
- 4 Status register (CATHERR) and the FAILB pin return to normal after EN = Low.

Sequence - continued

4. FAILB Control Sequence

This IC can control FAILB output by register setting.



- ① It is available to control FAILB output by FAILBEN = 1.
- ② FAILBCNT = High, so it outputs High from the FAILB pin.
- 3 FAILBCNT = Low, so it outputs Low from the FAILB pin.

5. Unused Pin Setting

Please kindly set unused pin following the table below.

Table 51. Unused Pin Setting

| Pin Name | Setting | Unused Condition | |
|--------------------|---------|---|--|
| FAILB | Open | Unused the FAIL Flag. | |
| EXTISET1 | Open | Unused the ISETSEL Function. | |
| EXTISET2 | Open | Unused the LIMPHOME1 Function. | |
| PWMIN | Open | Unused the External PWM Frequency Synchronization Function. | |
| PWMOUT | Open | Unused the Output PWM Frequency to next Follower device. | |
| LEDx (x = 1 to 24) | Open | Unused the LED pin in application. | |
| TEST | Open | - | |

LIMPHOME Sequence


This IC can operate lighting in LIMPHOME.

1. CASE1: No Lighting in LIMPHOME

LIMPHOME1: OFF (EXTISET2 = OPEN) Normal dimming: $120 \text{ mA} (R_{\text{EXTISET1}} = 60 \text{ k}\Omega)$ LIMPHOME2: OFF (EXTISET2 = OPEN)

Example: Register Settings (x = 01 to 24)

LIMPEN register = 1 LEXTISET2SEL register = 1 ISETSEL register = 1 DIMMODE register = 0 or 1 LHDTYx[3:0] = 0xFh (100 % Duty)



- ① If UART are not accessed over 1.0 s from reset released, this IC operates "LIMPHOME1" with EXTISET2 resistor setting (Rextiset2). But, IC starts "No Lighting" in case of the EXTISET2 pin set to "OPEN".
- ② If register is written and CRC OK, it operates change from "LIMPHOME1" to "STANDBY" state.
- If ERRCLR is written, the FAILB pin returns to "High".
- 4 All register are updated for dimming, It starts lighting in DIMSETx[7:0] or DCDIMx[3:0] register setting after DIMSTART = 1. (x = 01 to 24)
- 5 Dimming data are updated.
- ⑥ If UART are not accessed over 100 ms (WDTEN = 1), it outputs FAILB = Low.
- If UART are not accessed over 1.0 s from last signal, this IC operates "LIMPHOME2" with EXTISET2 resistor setting (Rextiset2). But, IC starts "No Lighting" in case of the EXTISET2 pin set to "OPEN" when Address 0x5Eh (LIMPHOME) set to initial.

LIMPHOME Sequence - continued

2. CASE2: 30 mA in LIMPHOME1 and LIMPHOME2

LIMPHOME1: 30 mA (Rextiset2 = 120 k Ω) Normal Dimming: 120 mA (Rextiset1 = 60 k Ω)

LIMPHOME2: 150 mA (Rextiset1 = 60 k Ω + Rextiset2 = 120 k Ω)

Example: Register Settings (x = 01 to 24)

LIMPEN register = 1 LEXTISET2SEL register = 1 ISETSEL register = 1 DIMMODE register = 0 or 1 LHDTYx[3:0] = 0xFh (100 % Duty)




Figure 88. LIMPHOME Function Sequence (Case2)

- If UART are not accessed over 1.0 s from reset released, this IC operates "LIMPHOME1" with EXTISET2 resistor setting (Rextiset2).
- ② If register is written and CRC OK, it operates change from "LIMPHOME1" to "STANDBY" state.
- ③ If ERRCLR is written, the FAILB pin turns to "High".
- 4 All register are updated for dimming, It starts lighting in DIMSETx[7:0] or DCDIMx[3:0] register setting after DIMSTART = 1. (x = 01 to 24)
- ⑤ Dimming data are updated.
- 6 If UART are not accessed over 100 ms (WDTEN = 1), it outputs FAILB = Low.
- If UART are not accessed over 1.0 s from last signal, this IC operates "LIMPHOME2" with EXTISET2 resistor setting (R_{EXTISET2}) when Address 0x5Eh (LIMPHOME) set to initial.
 DC Dimming is changed from DIMSETx[7:0] (DIMMODE = 1) or DCDIMx[3:0] (DIMMODE = 0) at "LIMPHOME2" status. And, PWM Dimming is changed from LHDTYx[3:0] regiser setting.
 (x = 01 to 24)

LIMPHOME Sequence - continued

3. CASE3: Mix Setting in LIMPHOME1 and LIMPHOME2

LIMPHOME1: 0 mA (EXTISET2 = OPEN) Normal Dimming: 120 mA (Rextiset1 = 60 k Ω) LIMPHOME2: 120 mA (Rextiset1 = 60 k Ω)

Example: Register Settings (x = 01 to 24)

LIMPEN register = 1 LEXTISET2SEL register = 0 ISETSEL register = 1 DIMMODE register = 0 or 1 LHDTYx[3:0] = 0xFh (100 % Duty)




Figure 89. LIMPHOME Function Sequence (Case3)

- ① If UART are not accessed over 1.0 s from reset released, this IC operates "LIMPHOME1" with EXTISET2 resistor setting (R_{EXTISET2}). But, IC starts "No Lighting" in case of the EXTISET2 pin set to 1.0 V or "OPEN".
- ② If register is written and CRC OK, it operates change from "LIMPHOME1" to "STANDBY" state.
- ③ If ERRCLR is written, the FAILB pin turns to "High".
- All register are updated for dimming. we should use continuous writing when we write LIMPHOME register. LIMPHOME register don't split "updated" and "not updated". It starts lighting in DIMSETx[7:0] or DCDIMx[3:0] register setting after DIMSTART = 1. (x = 01 to 24)
- ⑤ Dimming data are updated.
- 6 If UART are not accessed over 100 ms (WDTEN = 1), it outputs FAILB = Low.
- If UART are not accessed over 1.0 s from last signal, this IC operates "LIMPHOME2" with internal ISET setting (60 mA) when Address 0x5Eh (LIMPHOME) set to 0x01h (LEXTISETSEL = 0) and ISETSEL = 0.

Application Examples





Figure 90. Leader and Follower Connection Application Example


I/O Equivalence Circuit




Ordering Information



Marking Diagram



Physical Dimension and Packing Information



Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Recommended Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

7. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

Operational Notes - continued

8. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

9. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

10. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 91. Example of Monolithic IC Structure

11. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

Operational Notes - continued

12. Thermal Shutdown Circuit (TSD)

This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's maximum junction temperature rating. If however the rating is exceeded for a continued period, the junction temperature (Tj) will rise which will activate the TSD circuit that will turn OFF power output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.

13. Over Current Protection Circuit (OCP)

This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.

14. Functional Safety

"ISO 26262 Process Compliant to Support ASIL-*"

A product that has been developed based on an ISO 26262 design process compliant to the ASIL level described in the datasheet

"Safety Mechanism is Implemented to Support Functional Safety (ASIL-*)"

A product that has implemented safety mechanism to meet ASIL level requirements described in the datasheet.

"Functional Safety Supportive Automotive Products"

A product that has been developed for automotive use and is capable of supporting safety analysis with regard to the functional safety.

Note: "ASIL-*" is stands for the ratings of "ASIL-A", "-B", "-C" or "-D" specified by each product's datasheet.

Revision History

| Date | Revision | Changes |
|-------------|----------|--------------------------|
| 09.Sep.2022 | 001 | 1 st released |

Notice

Precaution on using ROHM Products

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

| ſ | JÁPAN | USA | EU | CHINA |
|---|---------|---------|------------|---------|
| Ī | CLASSⅢ | CLASSII | CLASS II b | СГУССШ |
| ſ | CLASSIV | | CLASSⅢ | CLASSII |

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - [a] Installation of protection circuits or other protective devices to improve system safety
 - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (Exclude cases where no-clean type fluxes is used. However, recommend sufficiently about the residue.); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse, is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
- Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
 may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
 exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

Precaution Regarding Intellectual Property Rights

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

Notice-PAA-E Rev.004

General Precaution

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Notice – WE Rev.001