

**Gate Driver Providing Galvanic Isolation Series** 

# Isolation Voltage 2500 Vrms 1ch Gate Driver Providing Galvanic Isolation for GaN HEMT

# **BM6GD11BFJ-LB**

### **General Description**

This product is a rank product for the industrial equipment market. This is the best product for use in these applications.

BM6GD11BFJ-LB is a 1-channel gate driver with built-in isolation, capable of driving GaN HEMTs at high speeds. It has an isolation voltage of 2500 Vrms, a maximum input/output delay time of 60 ns, and a minimum input pulse width of 65 ns.

The output driver pins on the source and sink sides are separated. These pins generate a switching waveform with slew rate at the rising and falling edges individually adjusted by inserting a resistor between the gate pins of the GaN HEMT.

In addition, an under-voltage lockout function (UVLO) is built into the input side (between VCC1 and GND1) and the output side (between VCC2 and GND2), respectively.

# **Key Specifications**

■ Isolation Voltage: 2500 Vrms
■ Input Voltage Range: 4.5 V to 5.5 V

■ Output Voltage (Gate Drive Voltage) Range:

4.5 V to 6.0 V

Maximum I/O Delay Time:
 Minimum Input Pulse Width:
 65 ns
 Operating Temperature Range: -40 °C to +125 °C

= operating remperature range. To o to 120

Package SOP-JW8 **W (Typ) x D (Typ) x H (Max)** 4.9 mm x 6.0 mm x 1.65 mm



#### **Features**

- Built-in Galvanic Isolation
- Under-voltage Lockout Function

#### **Applications**

- Industrial Equipment
- GaN HEMT Gate Drive Applications
- AC Adapters
- Server Power Supplies

#### **Typical Application Circuit**




Figure 1. Basic Application Circuit Diagram (High-side GaN HEMT driver)

# **Contents**


General Description	1
Features	1
Applications	1
Key Specifications	1
Package	1
Typical Application Circuit	1
Contents	2
Recommended Range of External Constants	3
Pin Configuration	3
Pin Descriptions	3
Block Diagram	4
Description of Block	4
Absolute Maximum Ratings	5
Thermal Resistance	5
Recommended Operating Conditions	6
Insulation Related Characteristics	6
Electrical Characteristics	7
Typical Performance Curves	8
Timing Chart	14
Application Example	16
I/O Equivalence Circuits	18
Operational Notes	19
Ordering Information	21
Marking Diagram	21
Physical Dimension and Packing Information	22
Revision History	23

# **Recommended Range of External Constants**

Pin Name	Cymbol	Recor	Recommended Value		Linit	Conditions
Pin Name	Symbol	Min	Тур	Max	Unit	Conditions
Between VCC1 and GND1	C <sub>VCC1</sub> (Note 1)	0.1	1.0	-	μF	Ceramic capacitors recommended.
Between VCC2 and GND2	C <sub>VCC2</sub> (Note1)(Note 2)	1.0	-	-	μF	Ceramic capacitors recommended. Drive gate capacitance = 1 nF.

<sup>(</sup>Note 1) C<sub>VCC1</sub>, C<sub>VCC2</sub>: The capacitance of the capacitor should be set so that it does not fall below the minimum value in consideration of temperature characteristics and DC bias characteristics.

# **Pin Configuration**



# **Pin Descriptions**

Pin No.	Pin Name	Function
1	VCC1	Input side power supply pin.
2	INA	Control input pin A.
3	INB	Control input pin B.
4	GND1	Input side ground pin.
5	VCC2	Output side power supply pin.
6	OUTH	Source side output pin for gate driving.
7	OUTL	Sink side output pin for gate driving.
8	GND2	Output side ground pin.

- 1. VCC1 (Input side power supply pin)
  - Power supply pin at the input side. Connect a bypass capacitor between GND1 pin and this pin to suppress voltage fluctuations due to the IC's internal transformer drive current.
- 2. GND1 (Input side ground pin) Ground pin at the input side.
- 3. VCC2 (Output side power supply pin)

  Power supply pin at the output side. Connect a bypass capacitor between GND2 pin and this pin to suppress voltage fluctuations due to gate drive current.
- GND2 (Output side ground pin) Ground pin at the output side.

<sup>(</sup>Note 2) C<sub>VCC2</sub>: The capacitance value required to supply the gate drive current for GaN HEMTs.

### Pin Descriptions - continued

#### 5. INA, INB (Control input pin)

These pins determine the output logic.

When INB is fixed to the GND1 pin, the OUTH pin and the OUTL pin are non-inverted from the INA pin.

The INB pin can be used to disable the drive control.


The INA pin and the INB pin are the VCC1 pin and the GND1 pin reference inputs, while the OUTH pin and the OUTL pin are the VCC2 pin and the GND2 pin reference outputs.

Inj	out	Out	tput
INB	INA	OUTH	OUTL
L	L	Hi-Z	L
L	Н	Н	Hi-Z
Н	L	Hi-Z	L
Н	Н	Hi-Z	L

# 6. OUTH, OUTL (Output pin for gate drive)

Output pins for gate drive. The OUTH pin is a source output and the OUTL pin is a sink output.

#### **Block Diagram**



#### **Description of Block**

# 1. UVLO1

This circuit monitors the supply voltage between the VCC1 pin and the GND1 pin at the input side to prevent malfunction at low voltage. When the supply voltage drops below a specified threshold voltage, the OUT pin (when the OUTH pin and the OUTL pin are shorted) is fixed to a 'Low' logic level.

#### 2. INA, INB Input I/O Circuit

The INA pin has a pull-down resistor to the GND1 pin and the INB pin has a pull-up resistor to the VCC1 pin. When INB = L, the gate drive control signal input from the INA pin is transmitted through a transformer and through to the OUT pin reflecting forward logic.

#### 3. Pulse Generator

The control signal inputs from the INA pin and the INB pin generate pulse signals that drive the transformer internally. The transformer's output pulse signals then become inputs to the SR latch circuit in the subsequent stage.

# 4. Isolation Transformer

This is a built-in transformer circuit integrated to the gate driver that provides isolation between the input and output sides.

#### 5. UVLO2

This circuit monitors the supply voltage between the VCC2 pin and the GND2 pin at the output side, preventing malfunction at low voltage. When the supply voltage drops below a specified threshold voltage, the OUT pin (when the OUTH pin and the OUTL pin are shorted) is fixed to a 'Low' logic level.

#### 6. Pre Driver

This circuit drives the PMOS FET and NMOS FET at the final stage, which generates outputs at the OUTH pin and the OUTL pin.

# **Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Input Side Supply Voltage	V <sub>CC1</sub>	-0.3 to +7.0 <sup>(Note 1)</sup>	V
Output Side Supply Voltage	V <sub>CC2</sub>	-0.3 to +7.0 <sup>(Note 2)</sup>	V
INA Pin Input Voltage	V <sub>INA</sub>	-0.3 to +VCC1+0.3 or +7.0 <sup>(Note 1)</sup>	V
INB Pin Input Voltage	VINB	-0.3 to +VCC1+0.3 or +7.0 <sup>(Note 1)</sup>	V
Storage Temperature Range	Tstg	-55 to +150	°C
Maximum Junction Temperature	Tjmax	150	°C

(Note 1) Relative to GND1. (Note 2) Relative to GND2.

- Caution 1: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit
- between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

  Caution 2: Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, design a PCB with thermal resistance taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.

# Thermal Resistance (Note 1)

Devenuetos	0 1 1	Thermal Res	Unit	
Parameter	Symbol	1s <sup>(Note 3)</sup>	1s <sup>(Note 3)</sup> 2s2p <sup>(Note 4)</sup>	
SOP-JW8				•
Input Side Junction to Ambient	ӨЈА1	202.0	111.6	°C/W
Output Side Junction to Ambient	$\theta_{JA2}$	202.5	111.6	°C/W
Input Side Junction to Top Characterization Parameter <sup>(Note 2)</sup>	$\Psi_{JT1}$	68	48	°C/W
Output Side Junction to Top Characterization Parameter <sup>(Note 2)</sup>	$\Psi_{\text{JT2}}$	72	42	°C/W

(Note 1) Based on JESD51-2A (Still-Air).
(Note 2) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.
(Note 3) Using a PCB board based on JESD51-3.
(Note 4) Using a PCB board based on JESD51-7.

Layer Number of Measurement Board	Material	Board Size			
Single	FR-4	114.3 mm x 76.2 mm x	c 1.57 mmt		
Тор					
Copper Pattern	Thickness				
Footprints and Traces	70 µm				
Layer Number of Measurement Board	Material	Board Size			
4 Layers	FR-4	114.3 mm x 76.2 mm	x 1.6 mmt		
Тор		2 Internal Layers		Bottom	
Copper Pattern	Thickness	Copper Pattern	Thickness	Copper Pattern	Thickness
Footprints and Traces	70 µm	74.2 mm x 74.2 mm	35 µm	74.2 mm x 74.2 mm	70 µm

# **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Input Side Supply Voltage	V <sub>CC1</sub> (Note 5)	4.5	5.0	5.5	V
Output Side Supply Voltage	V <sub>CC2</sub> (Note 6)	4.5	-	6.0	V
Minimum Input Pulse Width (INA, INB)	tinmin	65	-	-	ns
Operating Temperature	Topr	-40	-	+125	°C

(Note 5) Relative to GND1. (Note 6) Relative to GND2.

# **Insulation Related Characteristics**

Parameter	Symbol	Characteristic	Unit
Insulation Resistance (V <sub>IO</sub> = 500 V)	Rs	> 10 <sup>9</sup>	Ω
Insulation Withstand Voltage (1 min)	V <sub>ISO</sub>	2500	Vrms
Insulation Test Voltage (1 s)	V <sub>ISO</sub>	3000	Vrms

# **Electrical Characteristics**

(Unless otherwise specified Ta = -40 °C to +125 °C,  $V_{CC1}$  = 4.5 V to 5.5 V,  $V_{CC2}$  = 4.5 V to 6.0 V)

Parameter   Symbol   Min   Typ   Max   Unit   Conditions	iess otherwise specified 1a = -40 °C to	+125 C, VC	C1 - 4.5 V	เบ ว.ว ۷,	$V_{CC2} = 4$ .	5 V 10 6.0	) V)
Input Side Circuit Current 1   Icc11   0.25   0.46   1.00   mA   INA = L, INB = H   Input Side Circuit Current 2   Icc12   1.20   2.80   6.00   mA   INA = H, INB = L   Input Side Circuit Current 1   Icc21   0.25   0.50   0.50   0.00   mA   OUT = L (OUTL = OUTH)   Output Side Circuit Current 2   Icc22   0.20   0.40   0.90   mA   OUT = L (OUTL = OUTH)   Output Side Circuit Current 2   Icc22   0.20   0.40   0.90   mA   OUT = H (OUTL = OUTH)   Output Side Circuit Current 2   Icc22   0.20   0.40   0.90   mA   OUT = H (OUTL = OUTH)   Output Side Circuit Current 2   Icc22   0.20   0.40   0.90   mA   OUT = H (OUTL = OUTH)   Output Side Circuit Current 2   Icc22   0.80   0.40   0.90   mA   OUT = H (OUTL = OUTH)   Output Side Circuit Current 2   ViNH   0.00   - 0.88   V   INA, INB   Output Disput Devel Input Voltage   ViNH   0.00   - 0.88   V   INA, INB   Output Output Output Output Devel Sistance   RiND   2.50   5.00   1.00   kΩ   INB   OUTH ON Resistance (Source)   RONH   0.60   1.35   3.00   Ω   IouT = -40 mA   OUTH ON Resistance (Sink)   RONH   0.25   0.80   1.70   Ω   IouT = -40 mA   OUTH Maximum Current (Source)   IouTMAXH   2.0   3.0   - A   Cocc = 5 V, Guaranteed by design   OUTH Maximum Current (Sink)   IouTMAXH   2.0   3.0   - A   Cocc = 5 V, Guaranteed by design   OUTH Maximum Current (Sink)   IouTMAXH   2.0   3.0   - A   Vocc = 5 V, Guaranteed by design   OUTH Maximum Current (Sink)   IouTMAXH   2.0   3.0   - A   Vocc = 5 V, Guaranteed by design   OUTH Maximum Current (Sink)   IouTMAXH   2.0   3.0   - A   Vocc = 5 V, Guaranteed by design   OUTH Maximum Current (Sink)   IouTMAXH   2.0   3.0   - A   Vocc = 5 V, Guaranteed by design   OUTH Maximum Current (Sink)   IouTMAXH   2.0   3.0   - A   Vocc = 5 V, Guaranteed by design   OUTH Maximum Current (Sink)   IouTMAXH   2.0   3.0   - A   Vocc = 5 V, Guaranteed by design   OUTH Maximum Current (Sink)   IouTMAXH   2.0   3.0   - A   Vocc = 5 V, Guaranteed by design   OUTH Maximum Current (Sink)   IouTMAXH   2.0   3.0   - A   Vocc   IouTMAXH   2.0   IouTMAXH   2.0	Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input Side Circuit Current 2   Icc12   1.20   2.80   6.00   mA   INA = H, INB = L	General	T	T	T	1	Ī	
Output Side Circuit Current 1   Icc21   0.25   0.50   1.00   mA   OUT = L (OUTL = OUTH)   Output Side Circuit Current 2   Icc22   0.20   0.40   0.90   mA   OUT = H (OUTL = OUTH)   Output Side Circuit Current 2   Icc22   0.20   0.40   0.90   mA   OUT = H (OUTL = OUTH)   Output Side Circuit Current 2   Icc22   0.20   0.40   0.90   mA   OUT = H (OUTL = OUTH)   OUTH Collection	Input Side Circuit Current 1	Icc11	0.25	0.46	1.00	mA	INA = L, INB = H
Output Side Circuit Current 2   Icc22   0.20   0.40   0.90   mA   OUT = H (OUTL = OUTH)	Input Side Circuit Current 2	Icc12	1.20	2.80	6.00	mA	INA = H, INB = L
Logic High Level Input Voltage   VINH   2.0   - VCc1   V   INA, INB	Output Side Circuit Current 1	Icc21	0.25	0.50	1.00	mA	OUT = L (OUTL = OUTH)
Logic High Level Input Voltage   VINH   2.0   - Vcc1   V   INA, INB	Output Side Circuit Current 2	Icc22	0.20	0.40	0.90	mA	OUT = H (OUTL = OUTH)
Logic Low Level Input Voltage   Vint   Do   -   Do   Do   No   Do   Do   No   Do   Do	Logic Block						
Logic Pull Down Resistance         Rinu         25         50         100         kΩ         INA           Logic Pull Up Resistance         Rinu         25         50         100         kΩ         INB           Output         Output         Voca         Ins         IouT = -40 mA           OUTH ON Resistance (Sink)         Ront         0.25         0.80         1.70         Ω         IouT = -40 mA           OUT Maximum Current (Source)         IouTMAXL         2.0         3.0         -         A         Voc2 = 5 V, Guaranteed by design           OUT Maximum Current (Sink)         IouTMAXL         2.0         3.0         -         A         Voc2 = 5 V, Guaranteed by design           Turn-on Propagation Delay Time         teona         25         45         60         ns         INA = PWM, INB = L           Turn-off Propagation Delay Time         teopera         25         45         60         ns         INA = PWM, INB = L           Turn-off Propagation Delay Distortion         teopera         25         45         60         ns         INA = H, INB = PWM           Propagation Delay Distortion         teopera         25         45         60         ns         INA = H, INB = PWM           Part-to-part Skew         <	Logic High Level Input Voltage	VINH	2.0	-	V <sub>CC1</sub>	V	INA, INB
Logic Pull Up Resistance   RiNU   25   50   100   kΩ   INB	Logic Low Level Input Voltage	V <sub>INL</sub>	0	-	0.8	V	INA, INB
Output         OUTH ON Resistance (Source)         RONH         0.60         1.35         3.00         Ω         IouT = -40 mA           OUTL ON Resistance (Sink)         RONL         0.25         0.80         1.70         Ω         IouT = +40 mA           OUT Maximum Current (Source)         IouTMAXH         2.0         3.0         -         A         Vcc2 = 5 V, Guaranteed by design           OUT Maximum Current (Sink)         IouTMAXH         2.0         3.0         -         A         Vcc2 = 5 V, Guaranteed by design           Turn-on Propagation Delay Time         tpona         25         45         60         ns         INA = PWM, INB = L           Turn-off Propagation Delay Time         tpona         25         45         60         ns         INA = H, INB = PWM           Propagation Delay Distortion         tporea         25         45         60         ns         INA = H, INB = PWM           Propagation Delay Distortion         tboista         -10         0         +10         ns         tporea - tpona           Propagation Delay Distortion         tsk.PP         -         -         12         ns         same temperature, Guaranteed by design           Properation Evertime Propagation Delay Distortion         tsk.PP         -         -<	Logic Pull Down Resistance	RIND	25	50	100	kΩ	INA
OUTH ON Resistance (Source)         RonH         0.60         1.35         3.00         Ω         lour = -40 mA           OUTL ON Resistance (Sink)         RonL         0.25         0.80         1.70         Ω         louT = +40 mA           OUT Maximum Current (Source)         IouTMAXH         2.0         3.0         -         A         Vcc2 = 5 V, Guaranteed by design           OUT Maximum Current (Sink)         IouTMAXH         2.0         3.0         -         A         Vcc2 = 5 V, Guaranteed by design           Turn-on Propagation Delay Time         tPONA         25         45         60         ns         INA = PWM, INB = L           Turn-off Propagation Delay Time         tPONA         25         45         60         ns         INA = H, INB = PWM           Turn-off Propagation Delay Time         tPONEA         25         45         60         ns         INA = H, INB = PWM           Propagation Delay Distortion         tPONEA         25         45         60         ns         INA = H, INB = PWM           Propagation Delay Distortion         tSK-PP         -         -         10         +10         ns         troofera - troona           Part-to-part Skew         tSk-PP         -         -         8         -	Logic Pull Up Resistance	RINU	25	50	100	kΩ	INB
OUTL ON Resistance (Sink)         RoNL         0.25         0.80         1.70         Ω         IouT = +40 mA           OUT Maximum Current (Source)         IouTMAXH         2.0         3.0         -         A         Vcc2 = 5 V, Guaranteed by design           OUT Maximum Current (Sink)         IouTMAXL         2.0         3.0         -         A         Vcc2 = 5 V, Guaranteed by design           Turn-on Propagation Delay Time         IpoNA         25         45         60         ns         INA = PWM, INB = L           Turn-off Propagation Delay Time         IpoFFA         25         45         60         ns         INA = PWM, INB = L           Turn-off Propagation Delay Distortion         IpoFFA         25         45         60         ns         INA = H, INB = PWM           Propagation Delay Distortion         IpoFFA         25         45         60         ns         INA = H, INB = PWM           Propagation Delay Distortion         IpoFFA         25         45         60         ns         INA = H, INB = PWM           Propagation Delay Distortion         IpoFFA         25         45         60         ns         INA = H, INB = PWM           Propagation Delay Distortion         IpoFFA         25         45         60         ns	Output						
OUT Maximum Current (Source)         IouTMAXH         2.0         3.0         -         A         Vcc2 = 5 V, Guaranteed by design           OUT Maximum Current (Sink)         IouTMAXL         2.0         3.0         -         A         Vcc2 = 5 V, Guaranteed by design           Turn-on Propagation Delay Time         IpoNA         25         45         60         ns         INA = PWM, INB = L           Turn-off Propagation Delay Time         IpoFFA         25         45         60         ns         INA = PWM, INB = L           Turn-off Propagation Delay Time         IpoFFA         25         45         60         ns         INA = PWM, INB = L           Turn-off Propagation Delay Distortion         IpoFFA         25         45         60         ns         INA = H, INB = PWM           Propagation Delay Distortion         IpoFFA         25         45         60         ns         INA = H, INB = PWM           Propagation Delay Distortion         IpoFFA         25         45         60         ns         INA = H, INB = PWM           Part-to-part Skew         IpoFFA         25         45         60         ns         IpoFFA - IpoNA           Quityut Rise Time         Itelestal         -         8         -         ns         OUT - G	OUTH ON Resistance (Source)	Ronh	0.60	1.35	3.00	Ω	I <sub>OUT</sub> = -40 mA
OUT Maximum Current (Source)   OUTMAXH   2.0   3.0   -   A   Guaranteed by design	OUTL ON Resistance (Sink)	Ronl	0.25	0.80	1.70	Ω	I <sub>OUT</sub> = +40 mA
Turn-on Propagation Delay Time   Teona   25   45   60   ns   INA = PWM, INB = L	OUT Maximum Current (Source)	Іоитмахн	2.0	3.0	-	А	Guaranteed by design
Turn-on Propagation Delay Time   tpons   25   45   60   ns   INA = H, INB = PWM	OUT Maximum Current (Sink)	I <sub>OUTMAXL</sub>	2.0	3.0	-	Α	
Turn-off Propagation Delay Time   tpoffa   25   45   60   ns   INA = H, INB = PWM	Turn on Propagation Dolay Time	t <sub>PONA</sub>	25	45	60	ns	INA = PWM, INB = L
Turn-off Propagation Delay Time   tpoffB   25   45   60   ns   INA = H, INB = PWM	Turri-ori Propagatiori Delay Time	t <sub>PONB</sub>	25	45	60	ns	INA = H, INB = PWM
TPOFFB   25   45   60   ns   INA = H, INB = PWM	Turn off Propagation Dalay Time	tpoffa	25	45	60	ns	INA = PWM, INB = L
Propagation Delay DistortiontpDISTB-100+10nstpOFFB - tpONBPart-to-part SkewtsK-PP12nsSame temperature, Guaranteed by designOutput Rise TimetRISE-8-nsOUT - GND2 = 1 nFOutput Fall TimetFALL-8-nsOUT - GND2 = 1 nFCommon Mode Transient ImmunityVCMTI150kV/μsVCM = 1500 V, Guaranteed by designProtection FunctionsVCC1 UVLO OFF VoltageVUVLO1H3.353.503.65VAt VCC1 pin voltage risingVCC1 UVLO ON VoltageVUVLO1L-3.40-VAt VCC1 pin voltage fallingVCC1 UVLO Hysteresis VoltageVUVLOHYS10.050.100.20VVUVLO1H - VUVLO1LVCC1 UVLO Mask TimetuVLO1MSK1.02.54.0μsVCC2 UVLO ON VoltageVUVLO2L3.73.94.1VAt VCC2 pin voltage falling	Turr-on Fropagation Delay Time	tроггв	25	45	60	ns	INA = H, INB = PWM
Part-to-part Skew   Tender of the state o	Propagation Dalay Distortion	<b>t</b> PDISTA	-10	0	+10	ns	tpoffa - tpona
Part-to-part Skew   Control Skew	Propagation Delay Distortion	<b>t</b> PDISTB	-10	0	+10	ns	tpoffb - tponb
Output Fall Time         t <sub>FALL</sub> -         8         -         ns         OUT - GND2 = 1 nF           Common Mode Transient Immunity         V <sub>CMTI</sub> 150         -         -         kV/μs         V <sub>CM</sub> = 1500 V, Guaranteed by design           Protection Functions           VCC1 UVLO OFF Voltage         V <sub>UVLO1H</sub> 3.35         3.50         3.65         V         At VCC1 pin voltage rising           VCC1 UVLO ON Voltage         V <sub>UVLO1L</sub> -         3.40         -         V         At VCC1 pin voltage falling           VCC1 UVLO Hysteresis Voltage         V <sub>UVLO1HYS1</sub> 0.05         0.10         0.20         V         V <sub>UVLO1H</sub> - V <sub>UVLO1L</sub> VCC1 UVLO Mask Time         t <sub>UVLO1MSK</sub> 1.0         2.5         4.0         μs           VCC2 UVLO ON Voltage         V <sub>UVLO2L</sub> 3.7         3.9         4.1         V         At VCC2 pin voltage falling	Part-to-part Skew	tsk-pp	-	-	12	ns	· ·
Common Mode Transient ImmunityVCMTI150kV/μsVCM = 1500 V, Guaranteed by designProtection FunctionsVCC1 UVLO OFF VoltageVUVLO1H3.353.503.65VAt VCC1 pin voltage risingVCC1 UVLO ON VoltageVUVLO1L-3.40-VAt VCC1 pin voltage fallingVCC1 UVLO Hysteresis VoltageVUVLOHYS10.050.100.20VVUVLO1H - VUVLO1LVCC1 UVLO Mask TimetuvLO1MSK1.02.54.0μsVCC2 UVLO ON VoltageVUVLO2L3.73.94.1VAt VCC2 pin voltage falling	Output Rise Time	t <sub>RISE</sub>	-	8	-	ns	
Protection Functions       VCC1 UVLO OFF Voltage     V <sub>UVLO1H</sub> 3.35     3.50     3.65     V     At VCC1 pin voltage rising       VCC1 UVLO ON Voltage     V <sub>UVLO1L</sub> -     3.40     -     V     At VCC1 pin voltage falling       VCC1 UVLO Hysteresis Voltage     V <sub>UVLOHYS1</sub> 0.05     0.10     0.20     V     V <sub>UVLO1H</sub> - V <sub>UVLO1L</sub> VCC1 UVLO Mask Time     t <sub>UVLO1MSK</sub> 1.0     2.5     4.0     μs       VCC2 UVLO ON Voltage     V <sub>UVLO2L</sub> 3.7     3.9     4.1     V     At VCC2 pin voltage falling	Output Fall Time	trall	-	8	-	ns	OUT - GND2 = 1 nF
VCC1 UVLO OFF Voltage         V <sub>UVLO1H</sub> 3.35         3.50         3.65         V         At VCC1 pin voltage rising           VCC1 UVLO ON Voltage         V <sub>UVLO1L</sub> -         3.40         -         V         At VCC1 pin voltage falling           VCC1 UVLO Hysteresis Voltage         V <sub>UVLO1HYS1</sub> 0.05         0.10         0.20         V         V <sub>UVLO1H</sub> - V <sub>UVLO1L</sub> VCC1 UVLO Mask Time         t <sub>UVLO1MSK</sub> 1.0         2.5         4.0         μs           VCC2 UVLO ON Voltage         V <sub>UVLO2L</sub> 3.7         3.9         4.1         V         At VCC2 pin voltage falling	Common Mode Transient Immunity	V <sub>СМТІ</sub>	150	-	-	kV/μs	·
VCC1 UVLO ON Voltage         V <sub>UVLO1L</sub> -         3.40         -         V         At VCC1 pin voltage falling           VCC1 UVLO Hysteresis Voltage         V <sub>UVLO1H</sub> 1         0.05         0.10         0.20         V         V <sub>UVLO1H</sub> - V <sub>UVLO1L</sub> VCC1 UVLO Mask Time         t <sub>UVLO1MSK</sub> 1.0         2.5         4.0         μs           VCC2 UVLO ON Voltage         V <sub>UVLO2L</sub> 3.7         3.9         4.1         V         At VCC2 pin voltage falling	Protection Functions						
VCC1 UVLO ON Voltage         V <sub>UVLO1L</sub> -         3.40         -         V         At VCC1 pin voltage falling           VCC1 UVLO Hysteresis Voltage         V <sub>UVLO1H</sub> 1         0.05         0.10         0.20         V         V <sub>UVLO1H</sub> - V <sub>UVLO1L</sub> VCC1 UVLO Mask Time         t <sub>UVLO1MSK</sub> 1.0         2.5         4.0         μs           VCC2 UVLO ON Voltage         V <sub>UVLO2L</sub> 3.7         3.9         4.1         V         At VCC2 pin voltage falling	VCC1 UVLO OFF Voltage	V <sub>UVLO1H</sub>	3.35	3.50	3.65	V	At VCC1 pin voltage rising
VCC1 UVLO Hysteresis Voltage         Vuvlohys1         0.05         0.10         0.20         V         Vuvlo1h - Vuvlo1L           VCC1 UVLO Mask Time         tuvlo1msk         1.0         2.5         4.0         μs           VCC2 UVLO ON Voltage         Vuvlo2l         3.7         3.9         4.1         V         At VCC2 pin voltage falling			-	3.40	-	V	
VCC1 UVLO Mask Time         t <sub>UVLO1MSK</sub> 1.0         2.5         4.0         μs           VCC2 UVLO ON Voltage         V <sub>UVLO2L</sub> 3.7         3.9         4.1         V         At VCC2 pin voltage falling	VCC1 UVLO Hysteresis Voltage		0.05	0.10	0.20	V	
VCC2 UVLO ON Voltage VuvLo2L 3.7 3.9 4.1 V At VCC2 pin voltage falling	VCC1 UVLO Mask Time		1.0	2.5	4.0	μs	
	VCC2 UVLO ON Voltage		3.7	3.9	4.1		At VCC2 pin voltage falling
VCC2 UVLO OFF Voltage V <sub>UVLO2H</sub> - 4.2 - V At VCC2 pin voltage rising						V	At VCC2 pin voltage rising
VCC2 UVLO Hysteresis Voltage Vuvlohys2 0.2 0.3 0.4 V Vuvlo2H - Vuvlo2L	<del>-</del>	Vuvlohys2	0.2		0.4	V	V <sub>UVLO2H</sub> - V <sub>UVLO2L</sub>
VCC2 UVLO Mask Time tuvlo2Msk 1.0 3.0 6.0 µs	VCC2 UVLO Mask Time		1.0	3.0	6.0	μs	




Figure 2. Input/Output Operation Timing Chart

# **Typical Performance Curves**




Figure 3. Input Side Circuit Current 1 vs Input Side Supply Voltage




Figure 4. Input Side Circuit Current 1 vs Temperature




Figure 5. Input Side Circuit Current 2 vs Input Side Supply Voltage




Figure 6. Input Side Circuit Current 2 vs Temperature




Figure 7. Output Side Circuit Current 1 vs Output Side Supply Voltage (OUT = L)




Figure 8. Output Side Circuit Current 1 vs Temperature (OUT = L)




Figure 9. Output Side Circuit Current 2 vs Output Side Supply Voltage (OUT =  $\rm H$ )




Figure 10. Output Side Circuit Current 2 vs Temperature (OUT = H)




Figure 11. Logic (INA/INB) H/L Level Input Voltage vs Input Side Supply Voltage




Figure 12. Output Voltage vs Logic H/L Level Input Voltage ( $V_{CC1} = 5 \text{ V}, V_{CC2} = 5 \text{ V}, Ta = 25 ^{\circ}\text{C}$ )




Figure 13. Logic Pull Up/Pull Down Resistance vs Temperature




Figure 14. Minimum Input Pulse Width vs Temperature




Figure 15. OUTH ON Resistance (Source) vs Temperature




Figure 16. OUTL ON Resistance (Sink) vs Temperature




Figure 17. Turn-on Propagation Delay Time vs Temperature (INA = PWM, INB = L)




Figure 18. Turn-off Propagation Delay Time vs Temperature (INA = PWM, INB = L)




Figure 19. Turn-on Propagation Delay Time vs Temperature (INA = H, INB = PWM)




Figure 20. Turn-off Propagation Delay Time vs Temperature (INA = H, INB = PWM)




Figure 21. VCC1 UVLO ON/OFF Voltage vs Temperature




Figure 22. VCC1 UVLO Mask Time vs Temperature




Figure 23. VCC2 UVLO ON/OFF Voltage vs Temperature




Figure 24. VCC2 UVLO Mask Time vs Temperature

# **Timing Chart**

#### 1. Under-voltage Lockout (UVLO) Function

Each VCC pin at the input and output side of BM6GD11BFJ-LB has built-in protection to prevent malfunction at low voltage. When the supply voltage drops below the UVLO ON voltage (Typ 3.4 V at the input side, Typ 3.9 V at the output side), the gate drive voltage becomes a 'Low' logic level state. When the supply voltage rises above the UVLO OFF voltage, the IC returns to the normal state. To prevent malfunction due to noise, mask times  $t_{UVLO1MSK}$  (Typ 2.5  $\mu$ s) and  $t_{UVLO2MSK}$  (Typ 3.0  $\mu$ s) are integrated at both the input and output sides. After UVLO is released at the input side, the OUT pin (where the OUTL pin and the OUTH pin are shorted) = H can be generated after the next input signal switching time.




Figure 25. Input Side UVLO Function Operation Timing Chart




Figure 26. Output Side UVLO Function Operation Timing Chart

# Timing Chart - continued

# 2. Input/Output Condition Table

No	Chahua	Input					Output	
No.	Status	VCC1	VCC2	INB	INA	OUTH	OUTL	
1	VCC1UVLO	UVLO	Х	Х	X	Hi-Z	L	
2	VCC2UVLO	Х	UVLO	Х	X	Hi-Z	L	
3	INB Active	0	0	Н	X	Hi-Z	L	
4	Normal operation INA = L input	0	0	L	L	Hi-Z	L	
5	Normal operation INA = H input	0	0	L	Н	Н	Hi-Z	

o: VCC1 or VCC2 > UVLO, X: Don't care




Figure 27. Input-Output Timing Chart

# **Application Example**




Figure 28. GaN HEMT Drive Application Circuit (Half-bridge configuration)

This gate driver has separate output driver pins for the source and sink sides, and the slew rate of the rising and falling edge of the switching waveform can be individually adjusted by inserting resistors between the gate pins of the GaN HEMT.

The gate resistors R<sub>GH</sub>/R<sub>GL</sub> should be selected according to the switching speed of the power device.

Since the switching time  $(t_{SW})$  is taken as the time it takes for the voltage to finish leveling off, the turn-on gate resistance  $R_{GH}$  is calculated by the following equation.

$$I_G = \frac{Q_{gs} + Q_{gd}}{t_{SW}}$$
 [A]

$$R_{TOTAL(ON)} = R_{PON} + R_{GH} = \frac{vcc - v_{GS(TH)}}{I_G}$$
 [2]

$$t_{SW} = \frac{Q_{gs} + Q_{gd}}{I_G} = \frac{(Q_{gs} + Q_{gd})(R_{PON} + R_{GH})}{(VCC - V_{GS(TH)})}$$
 [S]

Where:

 $I_{G}$  is the Current through the gate of a power device.

 $Q_{gs}\,$  is the Gate-Source charge of power devices.

 $Q_{ad}$  is the Gate-to-drain charge of power devices.

 $V_{GS(TH)}$  is the Threshold voltage of power devices.




Figure 29. Gate Drive Equivalent Circuit

# Application Example - continued

The slew rate (dV<sub>D</sub>/dt) at the output can be determined by the turn-on gate resistance value. The slew rate of a power device uses the following equation.

$$\frac{dV_D}{dt} = \frac{I_G}{C_{rss}}$$
 [V/s] [4]

Where:

 $\mathcal{C}_{rss}$  is the Feedback capacitance of power devices.

Substituting equation [4] into equation [2], the gate resistance becomes

$$R_{TOTAL(ON)} = R_{PON} + R_{GH} = \frac{vcc - v_{GS(TH)}}{c_{rss} \times \frac{dv_D}{dt}}$$
 [\Omega]

$$R_{GH} = \frac{VCC - V_{GS(TH)}}{C_{rss} \times \frac{dV_D}{dt}} - R_{PON}$$
 [\Omega]




Figure 30. Gate Charging Characteristics of Power Devices

When a power device is off, current flows through Cgd when another power device turns on. At this time, the gate resistance value (R<sub>GL</sub>) should be set so that the gate voltage does not exceed the threshold (and cause self-turn on).

$$V_{GS(TH)} \ge (R_{NOFF} + R_{GL}) \times I_G = (R_{NOFF} + R_{GL}) \times C_{gd} \times \frac{dV_D}{dt}$$
 [V] [7]

$$R_{GL} \le \frac{V_{GS(TH)}}{c_{gd} \times \frac{dV_D}{dt}} - R_{NOFF}$$
 [0]

Each set value obtained from the above formulas should be determined after a thorough evaluation with consideration to the design margin.

# I/O Equivalence Circuits

Pin Name (Pin Function)	I/O Equivalence Circuits
	VCC1
NA (Control input pin A)	INA O TOTAL OF THE STATE OF THE
	GND1
	VCC1 O
NB (Control input pin B)	INB O
	GND1
ΓΗ (Source side output pin)	VCC2
	о о о о о о о о о о о о о о о о о о о
JTL (Sink side output pin)	OUTL GND2
	NB (Control input pin B)  TH (Source side output pin)

### **Operational Notes**

#### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

#### 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

#### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

#### 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

# 5. Recommended Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

#### 6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

#### 7. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

# 8. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

# 9. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

# **Operational Notes - continued**

#### 10. Regarding the Input Pin of the IC

This IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.

When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.





Figure 31. Example of IC Structure


#### 11. Ceramic Capacitor


When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

# **Ordering Information**



# **Marking Diagram**





# **Revision History**

Date	Revision	Changes
25.Nov.2024	001	New Release

# **Notice**

#### **Precaution on using ROHM Products**

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

ſ	JÁPAN	USA	EU	CHINA
Ī	CLASSⅢ	CLASSII	CLASS II b	CLASSIII
ſ	CLASSIV		CLASSⅢ	

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (Exclude cases where no-clean type fluxes is used. However, recommend sufficiently about the residue.); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse, is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

# Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

# **Precautions Regarding Application Examples and External Circuits**

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

# **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
  may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
  exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

# **Precaution for Product Label**

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

#### **Precaution for Foreign Exchange and Foreign Trade act**

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

#### Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

Notice-PAA-E Rev.004

#### **General Precaution**

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Notice – WE Rev.001